AI-Driven Design and Verification – Scaling Complexity with Intelligence […] Read More… from AI-Driven Design and Verification – Scaling Complexity with Intelligence
Accelerated Coverage Closure with Emulation: Covering Real-Time Use Case Corners […] Read More… from Accelerated Coverage Closure with Emulation: Covering Real-Time Use Case Corners
A Hybrid Functional Verification Approach of complex designs using Python based Models […] Read More… from A Hybrid Functional Verification Approach of complex designs using Python based Models
Offline FSDB based Data-Integrity Debugger for Sub-System Emulation based Runs […] Read More… from Offline FSDB based Data-Integrity Debugger for Sub-System Emulation based Runs
Efficient Verification of Multi-Die Systems using Multi-Die Co-Simulation Framework […] Read More… from Efficient Verification of Multi-Die Systems using Multi-Die Co-Simulation Framework
Novel Approach for Verification of Multi Die Booting Using Disruptive Distributed Simulation Methodology […] Read More… from Novel Approach for Verification of Multi Die Booting Using Disruptive Distributed Simulation Methodology
Breaking barriers in Advanced Multi-Chiplet AI SoCs using scalable UCIe and Boot Verification and Emulation techniques […] Read More… from Breaking barriers in Advanced Multi-Chiplet AI SoCs using scalable UCIe and Boot Verification and Emulation techniques
Catching the Unseen: A Case Study on Conquering Caching and Ordering Verification Challenges in Release Critical Unit […] Read More… from Catching the Unseen: A Case Study on Conquering Caching and Ordering Verification Challenges in Release Critical Unit
Implementing and Verifying RISC-V Nexus Trace Compliant Trace Encoder for High Performance Cores […] Read More… from Implementing and Verifying RISC-V Nexus Trace Compliant Trace Encoder for High Performance Cores
Decoding the RAS Maze: Microscopic Complexity Meets Verification […] Read More… from Decoding the RAS Maze: Microscopic Complexity Meets Verification
High-Bandwidth Memory (HBM) in Custom Compute Systems: An Architectural Exploration for Future Computing Paradigms […] Read More… from High-Bandwidth Memory (HBM) in Custom Compute Systems: An Architectural Exploration for Future Computing Paradigms
System design exploration with fully customizable NoC […] Read More… from System design exploration with fully customizable NoC
PCIe and AXI domain traffic ordering – A Novel Approach […] Read More… from PCIe and AXI domain traffic ordering – A Novel Approach
Design and development of a Hybrid Out-of- Order RISC-V Processor Model […] Read More… from Design and development of a Hybrid Out-of- Order RISC-V Processor Model
Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments […] Read More… from Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments
Efficient Booth Multiplier for FIR Filter Structure […] Read More… from Efficient Booth Multiplier for FIR Filter Structure
Decoding the Unknown: A Synergy of Formal and Simulation Methods for Unclassified Faults […] Read More… from Decoding the Unknown: A Synergy of Formal and Simulation Methods for Unclassified Faults
Uncovering Hardware Vulnerabilities: Formal Verification for Security-Focused Negative Testing […] Read More… from Uncovering Hardware Vulnerabilities: Formal Verification for Security-Focused Negative Testing
Novel Formal Equivalence Approach to Verify Scalable Architecture in GPU […] Read More… from Novel Formal Equivalence Approach to Verify Scalable Architecture in GPU
Breaking Barriers: Formal Verification in Complex Compressor Controller Architecture […] Read More… from Breaking Barriers: Formal Verification in Complex Compressor Controller Architecture
Breaking Barriers: Formal Verification in Complex Compressor Controller […] Read More… from Breaking Barriers: Formal Verification in Complex Compressor Controller
Cherry-picking Assertions to Enhance Convergence […] Read More… from Cherry-picking Assertions to Enhance Convergence
Halstead, McCabe, and Lint in Action Quality Metrics for SystemVerilog Testbenches […] Read More… from Halstead, McCabe, and Lint in Action Quality Metrics for SystemVerilog Testbenches
Solving Formal Complexity for Linked List Hardware Designs […] Read More… from Solving Formal Complexity for Linked List Hardware Designs
Navigating Complexity to Convergence: Formal Verification for Single Precision […] Read More… from Navigating Complexity to Convergence: Formal Verification for Single Precision
Reducing Area and Leakage Power: Novel Formal Methodology for Retention Sufficiency in Low Power Designs […] Read More… from Reducing Area and Leakage Power: Novel Formal Methodology for Retention Sufficiency in Low Power Designs
Robust Verification of Clock Tree Network using “Clock Monitor” Integrated by ACRMG […] Read More… from Robust Verification of Clock Tree Network using “Clock Monitor” Integrated by ACRMG
Ensuring Deadlock-Free ASIC Operation: A Comprehensive Integration of Frequency and Operation Coverage Matrices […] Read More… from Ensuring Deadlock-Free ASIC Operation: A Comprehensive Integration of Frequency and Operation Coverage Matrices
Optimizing CPU-Based Configuration Path Verification Through Automated C Test Case Generation with UVM RAL […] Read More… from Optimizing CPU-Based Configuration Path Verification Through Automated C Test Case Generation with UVM RAL
CVM – A Library for Unified C++ and SystemVerilog Testbench Development […] Read More… from CVM – A Library for Unified C++ and SystemVerilog Testbench Development
Sequencer Coverage Exclusion Optimiser: Streamlining Coverage Closure in Dynamic Sequencer-Based Designs […] Read More… from Sequencer Coverage Exclusion Optimiser: Streamlining Coverage Closure in Dynamic Sequencer-Based Designs
A Summary and Examination of UVM Virtual Sequence Techniques […] Read More… from A Summary and Examination of UVM Virtual Sequence Techniques
Pumping Up Test Development with Task Based, C-callable, UVM based Tests […] Read More… from Pumping Up Test Development with Task Based, C-callable, UVM based Tests
Pumping Up Test Development with Task Based, C-callable, UVM based Tests […] Read More… from Pumping Up Test Development with Task Based, C-callable, UVM based Tests
Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification […] Read More… from Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification
Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification […] Read More… from Accelerating Debug with Experience-Driven Insights: A Tool-Based Approach for IP and SoC-Level Verification
UVM Based Generic Interrupt Service Routine (gISR) […] Read More… from UVM Based Generic Interrupt Service Routine (gISR)
UVM based Generic Interrupt Service Routine (gISR) […] Read More… from UVM based Generic Interrupt Service Routine (gISR)
9660:Analog feature modeling for memory devices in digital simulation […] Read More… from 9660:Analog feature modeling for memory devices in digital simulation
Test Smarter, Not Harder: GNN-Powered Automation for Post-Silicon Validation […] Read More… from Test Smarter, Not Harder: GNN-Powered Automation for Post-Silicon Validation
Test Smarter, Not Harder : GNN-Powered Automation for Post-Silicon Validation […] Read More… from Test Smarter, Not Harder : GNN-Powered Automation for Post-Silicon Validation
Precision Unveiled: Formal Methods in Dot Product Accumulate ULP Analysis […] Read More… from Precision Unveiled: Formal Methods in Dot Product Accumulate ULP Analysis
Precision Unveiled: Formal Methods in Dot Product Accumulate ULP Analysis […] Read More… from Precision Unveiled: Formal Methods in Dot Product Accumulate ULP Analysis
Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods […] Read More… from Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods
Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods […] Read More… from Novel Use of Symbolic Map Based Constraints for Synchronization Block Verification Using Formal Methods
Novel and optimized solution to accelerate gate level simulation for complex SOC […] Read More… from Novel and optimized solution to accelerate gate level simulation for complex SOC
Chain of Responsibility Design Pattern for scalable UVM drivers […] Read More… from Chain of Responsibility Design Pattern for scalable UVM drivers
Chain of Responsibility Design Pattern for scalable UVM drivers […] Read More… from Chain of Responsibility Design Pattern for scalable UVM drivers
Advancing Early Enablement, Validation, and Signoff of Manageability IP for Seamless dGPU-Server Paring […] Read More… from Advancing Early Enablement, Validation, and Signoff of Manageability IP for Seamless dGPU-Server Paring
Advancing Early Enablement, Validation, and Signoff of Manageability IP for Seamless dGPU-Server Paring […] Read More… from Advancing Early Enablement, Validation, and Signoff of Manageability IP for Seamless dGPU-Server Paring
SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo […] Read More… from SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo
SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo […] Read More… from SmartLint Booster: Automation of UVM Testbench Linting with AMIQ Verissimo
TiDe : Timing diagram to Design verification model […] Read More… from TiDe : Timing diagram to Design verification model
TiDe : Timing diagram to Design verification model […] Read More… from TiDe : Timing diagram to Design verification model
Novel Customized Algorithm and Verification Checklist to Improve the Process of Register Verification in UVM […] Read More… from Novel Customized Algorithm and Verification Checklist to Improve the Process of Register Verification in UVM
Bridging RISC-V Core Verification and PSS: A Portable-Stimulus Stress-Testing Approach […] Read More… from Bridging RISC-V Core Verification and PSS: A Portable-Stimulus Stress-Testing Approach
Bridging RISC-V Core Verification and PSS : A Portable-Stimulus Stress-Testing Approach […] Read More… from Bridging RISC-V Core Verification and PSS : A Portable-Stimulus Stress-Testing Approach
Overcoming the roadblocks in Display Port Automotive Extensions verification […] Read More… from Overcoming the roadblocks in Display Port Automotive Extensions verification
Overcoming the roadblocks in Display Port Automotive Extensions verification […] Read More… from Overcoming the roadblocks in Display Port Automotive Extensions verification
Remote and Probeless Debug Methodology for Data Center Silicon Debugs […] Read More… from Remote and Probeless Debug Methodology for Data Center Silicon Debugs
Remote and Probeless Debug Methodology for Data Center Silicon Debugs […] Read More… from Remote and Probeless Debug Methodology for Data Center Silicon Debugs
Securing and Optimizing Data Flow by Validating Die Level Interconnect Stress with AES XTS 256-bit Encryption and Ring Interconnect Analysis on edge client SoCs […] Read More… from Securing and Optimizing Data Flow by Validating Die Level Interconnect Stress with AES XTS 256-bit Encryption and Ring Interconnect Analysis on edge client SoCs
Securing and Optimizing Data Flow by Validating Die Level Interconnect Stress with AES XTS 256-bit Encryption and Ring Interconnect Analysis on edge client SoCs […] Read More… from Securing and Optimizing Data Flow by Validating Die Level Interconnect Stress with AES XTS 256-bit Encryption and Ring Interconnect Analysis on edge client SoCs
Next-Generation CDC and RDC Closure: An AI/ML-Driven Approach for Automated and Validated Constraint […] Read More… from Next-Generation CDC and RDC Closure: An AI/ML-Driven Approach for Automated and Validated Constraint
PSS beyond reuse: Streamlining the DV effort for a low power multi-core SOC […] Read More… from PSS beyond reuse: Streamlining the DV effort for a low power multi-core SOC
PSS beyond reuse: Streamlining the DV effort for a low power multi-core SOC […] Read More… from PSS beyond reuse: Streamlining the DV effort for a low power multi-core SOC
Truth Beneath the trace : Formal Revealing Silicon Secrets […] Read More… from Truth Beneath the trace : Formal Revealing Silicon Secrets
Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments […] Read More… from Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments
Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments […] Read More… from Adaptive Multi-Modal Sensor Fusion Accelerator with Real-Time On-Device Learning for Dynamic Environments
AI-Enabled Formal Verification Flow: From Spec to Sign-off […] Read More… from AI-Enabled Formal Verification Flow: From Spec to Sign-off
AI-Enabled Formal Verification Flow : From Spec to Sign-off […] Read More… from AI-Enabled Formal Verification Flow : From Spec to Sign-off
Beyond Traditional Testing: Integrating DV and DFT for Zero-Defect Goals […] Read More… from Beyond Traditional Testing: Integrating DV and DFT for Zero-Defect Goals
Beyond Traditional Testing: Integrating DV and DFT for Zero-Defect Goals […] Read More… from Beyond Traditional Testing: Integrating DV and DFT for Zero-Defect Goals
Introduction of IEEE 1801-2024 (UPF4.0) Improvements for the Specification and Verification of Low-Power […] Read More… from Introduction of IEEE 1801-2024 (UPF4.0) Improvements for the Specification and Verification of Low-Power
System Verilog Assertions -Bindfiles & Best Known Practices for Simple SVA Usage […] Read More… from System Verilog Assertions -Bindfiles & Best Known Practices for Simple SVA Usage
Power Dynamics: Shaping the future of the data centric era and the role of AI […] Read More… from Power Dynamics: Shaping the future of the data centric era and the role of AI
PSS in Action: Scalable Test Reuse from Design Verification to Silicon […] Read More… from PSS in Action: Scalable Test Reuse from Design Verification to Silicon
PSS Comes of Age: Runtime Behavioral Coverage, Methodology and More […] Read More… from PSS Comes of Age: Runtime Behavioral Coverage, Methodology and More
Supercharge your RISC-V Designs with Higher Abstraction Shift-Left […] Read More… from Supercharge your RISC-V Designs with Higher Abstraction Shift-Left
Breakthrough in CDC-RDC Verification Defining a Standard for Interoperable Abstract Model […] Read More… from Breakthrough in CDC-RDC Verification Defining a Standard for Interoperable Abstract Model
Unleashing the Potential of Agentic AI Within Design & Functional Verification […] Read More… from Unleashing the Potential of Agentic AI Within Design & Functional Verification
Addressing Formal Verification Challenges with GenAI Technology and RISC-V Solutions […] Read More… from Addressing Formal Verification Challenges with GenAI Technology and RISC-V Solutions
Addressing Protocol Verification Challenges in the Evolving Landscape of AI and High-Performance Computing (HPC) […] Read More… from Addressing Protocol Verification Challenges in the Evolving Landscape of AI and High-Performance Computing (HPC)
Verify your next AI/ML design with QuestaOne Avery VIP […] Read More… from Verify your next AI/ML design with QuestaOne Avery VIP
Liberating Verification from Boolean Shackles […] Read More… from Liberating Verification from Boolean Shackles
Achieve software prototyping verification success with Veloce proFPGA CS […] Read More… from Achieve software prototyping verification success with Veloce proFPGA CS
Real-Time Handwriting Detection using an AI Model running on HAPS-200 […] Read More… from Real-Time Handwriting Detection using an AI Model running on HAPS-200
Boost Verification Efficiency with VC Execution Manager […] Read More… from Boost Verification Efficiency with VC Execution Manager
Agentic AI in Action: Enhancing Debug, Diagnostics, and Decision-Making […] Read More… from Agentic AI in Action: Enhancing Debug, Diagnostics, and Decision-Making
Power. Performance. Proofs – Scaling Formal for the AI-Driven Compute Revolution […] Read More… from Power. Performance. Proofs – Scaling Formal for the AI-Driven Compute Revolution
The SDC ‘Root-of-Trust’ Problem, and How We Solve It […] Read More… from The SDC ‘Root-of-Trust’ Problem, and How We Solve It
Software-defined Hardware Design Relies on AI and Intelligent Verification […] Read More… from Software-defined Hardware Design Relies on AI and Intelligent Verification
An Automated approach for optimizing Circuit Marginality Validation methodologies […] Read More… from An Automated approach for optimizing Circuit Marginality Validation methodologies
Enhancing Post-Silicon Validation Through Generative Adversarial Networks (GANs) for Test Case Generation […] Read More… from Enhancing Post-Silicon Validation Through Generative Adversarial Networks (GANs) for Test Case Generation
Video/JPEG Performance Analysis and UseCases Validation in Post Silicon using SystemC and OpenVINO based Neural Network models […] Read More… from Video/JPEG Performance Analysis and UseCases Validation in Post Silicon using SystemC and OpenVINO based Neural Network models
Unveiling Advance Hybrid Emulation Methodology for Accelerated Android Home Screen Bring-up and System Level Verification […] Read More… from Unveiling Advance Hybrid Emulation Methodology for Accelerated Android Home Screen Bring-up and System Level Verification
Simulated Emulation: Enabling Multiple Iterations in a Day During Early-Stage Emulation Bring-up […] Read More… from Simulated Emulation: Enabling Multiple Iterations in a Day During Early-Stage Emulation Bring-up
Expedited Gate Level Verification: Unleashing the Potential of Netlist Integrated Emulation Platforms […] Read More… from Expedited Gate Level Verification: Unleashing the Potential of Netlist Integrated Emulation Platforms
Pragmatic use cases of ChatGPT in Chip Verification […] Read More… from Pragmatic use cases of ChatGPT in Chip Verification
Expanding Verification Horizons: OOPs- Enhanced Script-Driven Verification using Auto PSS Gen Utility (APGU) […] Read More… from Expanding Verification Horizons: OOPs- Enhanced Script-Driven Verification using Auto PSS Gen Utility (APGU)
Accelerating Sign-Off Cycles: Automated Scenario Extraction from Large Design Landscapes […] Read More… from Accelerating Sign-Off Cycles: Automated Scenario Extraction from Large Design Landscapes
Verification Methodology for Debug Unit of a Superscalar RISC-V Processor […] Read More… from Verification Methodology for Debug Unit of a Superscalar RISC-V Processor
An Extension to RISC-V Test Generator: A Quick Exception Check […] Read More… from An Extension to RISC-V Test Generator: A Quick Exception Check
Leveraging Statistical Random Fault (SRF) Sampling for efficient Functional Safety with Reduced efforts […] Read More… from Leveraging Statistical Random Fault (SRF) Sampling for efficient Functional Safety with Reduced efforts
Power Probe: Addressing Power Noise Signal Integrity Challenges for Wide IO HBM Memories Through Advanced Verification Approach […] Read More… from Power Probe: Addressing Power Noise Signal Integrity Challenges for Wide IO HBM Memories Through Advanced Verification Approach
Signal Integrity Challenges in rail-to-rail Parallel Interfaces designed for MEMS, Automotive & Infotainment Applications […] Read More… from Signal Integrity Challenges in rail-to-rail Parallel Interfaces designed for MEMS, Automotive & Infotainment Applications
Next-Gen Low Power Verification: Empowering Shift-Left Predictive Analysis with Virtual Instrumentation […] Read More… from Next-Gen Low Power Verification: Empowering Shift-Left Predictive Analysis with Virtual Instrumentation
Analog Mixed Signal Verification and Validation(V&V) Methodology: Bridging the Gap between Pre Silicon Verification and Post Silicon Validation […] Read More… from Analog Mixed Signal Verification and Validation(V&V) Methodology: Bridging the Gap between Pre Silicon Verification and Post Silicon Validation
ChipGuard: A Robust Automated System to Streamline Design Verification Quality Parameters […] Read More… from ChipGuard: A Robust Automated System to Streamline Design Verification Quality Parameters
Accelerating Silicon Bug Detection and Optimizing Execution Flow through Intelligent Adaptive Glitch Detectors in AMS Verification […] Read More… from Accelerating Silicon Bug Detection and Optimizing Execution Flow through Intelligent Adaptive Glitch Detectors in AMS Verification
Simulation Performance improvement with Dynamic memory load & C model export […] Read More… from Simulation Performance improvement with Dynamic memory load & C model export
Unified Coverage Methodology: Accelerated Coverage Closure at SoC and IP level […] Read More… from Unified Coverage Methodology: Accelerated Coverage Closure at SoC and IP level
Register model backdoor register access automation for a complex IP […] Read More… from Register model backdoor register access automation for a complex IP
Navigating the Maze: Verifying Multi-Module PHY designs in UCIe Multi-Die Systems […] Read More… from Navigating the Maze: Verifying Multi-Module PHY designs in UCIe Multi-Die Systems
Beyond Boundaries: Overcoming Chiplet Verification Challenges […] Read More… from Beyond Boundaries: Overcoming Chiplet Verification Challenges
Protocol Environment: A Dynamic approach to Enable Multi-Protocol UCIe Design Verification […] Read More… from Protocol Environment: A Dynamic approach to Enable Multi-Protocol UCIe Design Verification
Generic Clock UVC for Generating and Testing of High Speed PLL and CDR […] Read More… from Generic Clock UVC for Generating and Testing of High Speed PLL and CDR
SVRAND – Random Configuration – One class to resolve all parts […] Read More… from SVRAND – Random Configuration – One class to resolve all parts
Sparking UVM stimulus via state design pattern […] Read More… from Sparking UVM stimulus via state design pattern
Pioneering Software Formal Verification Methodology for Firmware […] Read More… from Pioneering Software Formal Verification Methodology for Firmware
Efficiently Analyzing Unreachable Properties in Configuration-Based Designs with Automated Mode-Aware Coverage Analysis […] Read More… from Efficiently Analyzing Unreachable Properties in Configuration-Based Designs with Automated Mode-Aware Coverage Analysis
Enhancing Arbitration Integrity: Formal Verification of Weighted Round Robin Arbiter in High-Performance Graphics […] Read More… from Enhancing Arbitration Integrity: Formal Verification of Weighted Round Robin Arbiter in High-Performance Graphics
GenAI Leap in Formal Verification Testplanning […] Read More… from GenAI Leap in Formal Verification Testplanning
Who watches the watchman? FuSa Verification of DCLS Configuration through Formal and Static Checks […] Read More… from Who watches the watchman? FuSa Verification of DCLS Configuration through Formal and Static Checks
Towards Rigorous Fairness: Formal Verification of Multi-Level Arbitration through Hierarchical Family Chains […] Read More… from Towards Rigorous Fairness: Formal Verification of Multi-Level Arbitration through Hierarchical Family Chains
Early Bird Catches the Bug – The Arch Formal Way […] Read More… from Early Bird Catches the Bug – The Arch Formal Way
Complexity Conquered: Pioneering Formal Verification Methods for Systolic Controllers in Advanced Computing […] Read More… from Complexity Conquered: Pioneering Formal Verification Methods for Systolic Controllers in Advanced Computing
Navigating Instruction Length Decode: TAP into IP using Formal Verification […] Read More… from Navigating Instruction Length Decode: TAP into IP using Formal Verification
Early Performance Exploration of Memory based on JEDEC Specifications […] Read More… from Early Performance Exploration of Memory based on JEDEC Specifications
SDV Aware Verification : Verification Challenges, Opportunities and Evolution around Software Defined Vehicles and Zonal Architectures […] Read More… from SDV Aware Verification : Verification Challenges, Opportunities and Evolution around Software Defined Vehicles and Zonal Architectures
Early Architecture Exploration Of Multi Die Designs […] Read More… from Early Architecture Exploration Of Multi Die Designs
Voltage Slack Analysis as part of design robustness analysis to avoid failures due to Voltage Variations […] Read More… from Voltage Slack Analysis as part of design robustness analysis to avoid failures due to Voltage Variations
Automation of Delay Tuning in TSV aware Heterogeneous 3D Inter-Die memory controller […] Read More… from Automation of Delay Tuning in TSV aware Heterogeneous 3D Inter-Die memory controller
A data driven, shift-left CAD Automation approach for expedited integration of Digital IPs for SoCs […] Read More… from A data driven, shift-left CAD Automation approach for expedited integration of Digital IPs for SoCs
Data-Driven Design for Adaptive Multi-Die SoC […] Read More… from Data-Driven Design for Adaptive Multi-Die SoC
Design Implementation of Generic Architecture for Image Processing Applications and its Verification with UVM Framework […] Read More… from Design Implementation of Generic Architecture for Image Processing Applications and its Verification with UVM Framework
GenAI Based Assertion Code Pattern Generation […] Read More… from GenAI Based Assertion Code Pattern Generation
Synergizing Functional Safety and Fault Simulation: Towards Robust and Reliable Systems in Safety Critical SoCs. […] Read More… from Synergizing Functional Safety and Fault Simulation: Towards Robust and Reliable Systems in Safety Critical SoCs.
Automation of Glitch Checker Implementation on Various Design Interfaces/Boundaries […] Read More… from Automation of Glitch Checker Implementation on Various Design Interfaces/Boundaries
Generic Configurable Checker Architecture for functional verification accelerated with AI/ML […] Read More… from Generic Configurable Checker Architecture for functional verification accelerated with AI/ML
Optimized Technique for Implementation of IOL Test-Suite […] Read More… from Optimized Technique for Implementation of IOL Test-Suite
Methodology for Efficient Fault Injection using Random Sampling […] Read More… from Methodology for Efficient Fault Injection using Random Sampling
A New Approach Of Hardware Verification Through Natural Language Queries […] Read More… from A New Approach Of Hardware Verification Through Natural Language Queries
Methodology for SDF back annotated Gatesims for a Mixed signal IP […] Read More… from Methodology for SDF back annotated Gatesims for a Mixed signal IP
Framework for Automated Connectivity Checks for core and SOCs […] Read More… from Framework for Automated Connectivity Checks for core and SOCs
Leveraging AI/ML Models for Enhanced VLSI Design and Verification […] Read More… from Leveraging AI/ML Models for Enhanced VLSI Design and Verification
Design and Implementation of a Protocol Agnostic Serial Bus Analyzer for Real Time Waveform Debugging and Verification […] Read More… from Design and Implementation of a Protocol Agnostic Serial Bus Analyzer for Real Time Waveform Debugging and Verification
The Increasing Verification Horizon in the Era of AI-Driven Pervasive Intelligence […] Read More… from The Increasing Verification Horizon in the Era of AI-Driven Pervasive Intelligence
Emergence of DIR-V and VEGA Processor Ecosystem […] Read More… from Emergence of DIR-V and VEGA Processor Ecosystem
Efficient RISC V Compute Platforms for Enabling the AI Revolution […] Read More… from Efficient RISC V Compute Platforms for Enabling the AI Revolution
Harnessing AI for Enhanced Verification Efficiency […] Read More… from Harnessing AI for Enhanced Verification Efficiency
What’s New in SystemC 3.0 (IEEE 1666-2023) […] Read More… from What’s New in SystemC 3.0 (IEEE 1666-2023)
What’s new in SystemC 3.0 – IEEE 1666-2023 […] Read More… from What’s new in SystemC 3.0 – IEEE 1666-2023
FPGA Prototyping for Large Multi-Die/Multi-Core Designs […] Read More… from FPGA Prototyping for Large Multi-Die/Multi-Core Designs
Optimizing Functional Safety and High Reliability for FPGA-based Design […] Read More… from Optimizing Functional Safety and High Reliability for FPGA-based Design
Power Dynamics: Shaping the future of the data centric era […] Read More… from Power Dynamics: Shaping the future of the data centric era
Find and Fix Excessive Power Dissipation of your Chip Very Early in the Design Cycle […] Read More… from Find and Fix Excessive Power Dissipation of your Chip Very Early in the Design Cycle
Portable Stimulus is the Next Big Thing. Here’s Why […] Read More… from Portable Stimulus is the Next Big Thing. Here’s Why
Hardware Verification for High-Performance Designs in the Next Generation: Towards More Scalable and AI-Driven Techniques […] Read More… from Hardware Verification for High-Performance Designs in the Next Generation: Towards More Scalable and AI-Driven Techniques
Next Generation Verdi : Overview of New Debug and Verification Management […] Read More… from Next Generation Verdi : Overview of New Debug and Verification Management
Expanding role of Static Signoff in Verification Coverage […] Read More… from Expanding role of Static Signoff in Verification Coverage
Navigating the Future of Chip Design Verification in an Era of Rapid Semiconductor Innovation […] Read More… from Navigating the Future of Chip Design Verification in an Era of Rapid Semiconductor Innovation
AI For Verification – Today’s Reality vs. Tomorrow’s Promise […] Read More… from AI For Verification – Today’s Reality vs. Tomorrow’s Promise
Empowering Innovation – Harnessing collective wisdom across tools, processes, and people […] Read More… from Empowering Innovation – Harnessing collective wisdom across tools, processes, and people
Techniques to identify reset metastability issues due to soft resets […] Read More… from Techniques to identify reset metastability issues due to soft resets
Techniques to identify reset metastability issues due to soft resets […] Read More… from Techniques to identify reset metastability issues due to soft resets
PropGen: An Automated Flow to Generate SVA Properties for Formal and Simulation methods […] Read More… from PropGen: An Automated Flow to Generate SVA Properties for Formal and Simulation methods
PropGen: An Automated Flow to Generate SVA Properties for Formal and Simulation methods […] Read More… from PropGen: An Automated Flow to Generate SVA Properties for Formal and Simulation methods
Statistical Analysis of Clock Domain Crossing […] Read More… from Statistical Analysis of Clock Domain Crossing
Statistical Analysis of Clock Domain Crossing […] Read More… from Statistical Analysis of Clock Domain Crossing
Formal Verification + CIA Triad: Winning Formula for Hardware Security […] Read More… from Formal Verification + CIA Triad: Winning Formula for Hardware Security
Formal Verification + CIA Triad: Winning Formula for Hardware Security […] Read More… from Formal Verification + CIA Triad: Winning Formula for Hardware Security
ASIL B/D Fault Campaign Strategy for Computer Vision core using Soft Test Library (STL) […] Read More… from ASIL B/D Fault Campaign Strategy for Computer Vision core using Soft Test Library (STL)
Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter […] Read More… from Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter
Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter […] Read More… from Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter
Fast Convergence Modular Advanced Smart-Hybrid Testbench (FCMAST) to automate and expedite SoC gate level simulations closure […] Read More… from Fast Convergence Modular Advanced Smart-Hybrid Testbench (FCMAST) to automate and expedite SoC gate level simulations closure
Fast Convergence Modular Advanced Smart-Hybrid Testbench (FCMAST) to automate and expedite SoC gate level simulations closure […] Read More… from Fast Convergence Modular Advanced Smart-Hybrid Testbench (FCMAST) to automate and expedite SoC gate level simulations closure
Robust Low Power Verification Strategy for a Complex 3DIC System with Split Power Management Architecture […] Read More… from Robust Low Power Verification Strategy for a Complex 3DIC System with Split Power Management Architecture
Robust Low Power Verification Strategy for a Complex 3DIC System with Split Power Management Architecture […] Read More… from Robust Low Power Verification Strategy for a Complex 3DIC System with Split Power Management Architecture
Wrong clamps can kill your chip!!….find them early […] Read More… from Wrong clamps can kill your chip!!….find them early
Wrong clamps can kill your chip!!….find them early […] Read More… from Wrong clamps can kill your chip!!….find them early
Disaggregated methodology in Multi-die SoC– A Server SoC Case Study […] Read More… from Disaggregated methodology in Multi-die SoC– A Server SoC Case Study
Disaggregated methodology in Multi-die SoC– A Server SoC Case Study […] Read More… from Disaggregated methodology in Multi-die SoC– A Server SoC Case Study
An Efficient Verification Methodology to Achieve DV Sign-off with Emphasis on Quality and Quicker DV Cycle […] Read More… from An Efficient Verification Methodology to Achieve DV Sign-off with Emphasis on Quality and Quicker DV Cycle
An Efficient Verification Methodology to Achieve DV Sign-off with Emphasis on Quality and Quicker DV Cycle […] Read More… from An Efficient Verification Methodology to Achieve DV Sign-off with Emphasis on Quality and Quicker DV Cycle
Performance Analysis and Acceleration of High Bandwidth Memory System […] Read More… from Performance Analysis and Acceleration of High Bandwidth Memory System
Performance Analysis and Acceleration of High Bandwidth Memory System […] Read More… from Performance Analysis and Acceleration of High Bandwidth Memory System
HISIG- An Efficient Gate Level Simulation Flow for a Hard IP Inside a Soft IP […] Read More… from HISIG- An Efficient Gate Level Simulation Flow for a Hard IP Inside a Soft IP
HISIG- An Efficient Gate Level Simulation Flow for a Hard IP Inside a Soft IP […] Read More… from HISIG- An Efficient Gate Level Simulation Flow for a Hard IP Inside a Soft IP
UVM Sequence Layering for Register Sequences […] Read More… from UVM Sequence Layering for Register Sequences
UVM Sequence Layering for Register Sequences […] Read More… from UVM Sequence Layering for Register Sequences
Tackling the verification complexities of a processor subsystem through Portable stimulus […] Read More… from Tackling the verification complexities of a processor subsystem through Portable stimulus
Tackling the verification complexities of a processor subsystem through Portable stimulus […] Read More… from Tackling the verification complexities of a processor subsystem through Portable stimulus
Efficient Verification of Arbitration Design with a Generic Model […] Read More… from Efficient Verification of Arbitration Design with a Generic Model
Efficient Verification of Arbitration Design with a Generic Model […] Read More… from Efficient Verification of Arbitration Design with a Generic Model
Coverage Acceleration and Testcase Pruning using Smart Stimuli Generator in SOC Verification […] Read More… from Coverage Acceleration and Testcase Pruning using Smart Stimuli Generator in SOC Verification
Coverage Acceleration and Testcase Pruning using Smart Stimuli Generator in SOC Verification […] Read More… from Coverage Acceleration and Testcase Pruning using Smart Stimuli Generator in SOC Verification
Accelerating SoC Sensor Network Verification Sign-off through Dynamic and Formal Synergy […] Read More… from Accelerating SoC Sensor Network Verification Sign-off through Dynamic and Formal Synergy
Raising the Bar: Achieving Formal Verification Sign-Off for Complex Algorithmic Designs, with a Dot Product Accumulate Case Study […] Read More… from Raising the Bar: Achieving Formal Verification Sign-Off for Complex Algorithmic Designs, with a Dot Product Accumulate Case Study
Raising the Bar: Achieving Formal Verification Sign-Off for Complex Algorithmic Designs, with a Dot Product Accumulate Case Study […] Read More… from Raising the Bar: Achieving Formal Verification Sign-Off for Complex Algorithmic Designs, with a Dot Product Accumulate Case Study
When Last Minute FV Strikes Gold: A Case Study on Finding Starvations & Deadlocks in a Project Nearing Tape-in […] Read More… from When Last Minute FV Strikes Gold: A Case Study on Finding Starvations & Deadlocks in a Project Nearing Tape-in
When Last Minute FV Strikes Gold: A Case Study on Finding Starvations & Deadlocks in a Project Nearing Tape-in […] Read More… from When Last Minute FV Strikes Gold: A Case Study on Finding Starvations & Deadlocks in a Project Nearing Tape-in
Covering All the bases: Coverage-driven Formal Verification Sign-off of Pipelined Error Detection Filter […] Read More… from Covering All the bases: Coverage-driven Formal Verification Sign-off of Pipelined Error Detection Filter
Covering All the bases: Coverage-driven Formal Verification Sign-off of Pipelined Error Detection Filter […] Read More… from Covering All the bases: Coverage-driven Formal Verification Sign-off of Pipelined Error Detection Filter
Paradigm Shift in Power Aware Simulation Using Formal Techniques […] Read More… from Paradigm Shift in Power Aware Simulation Using Formal Techniques
Paradigm Shift in Power Aware Simulation Using Formal Techniques […] Read More… from Paradigm Shift in Power Aware Simulation Using Formal Techniques
Pseudo-LRU Not Efficient in Real World? Use Formal Verification to Bridge the Gap […] Read More… from Pseudo-LRU Not Efficient in Real World? Use Formal Verification to Bridge the Gap
Pseudo-LRU Not Efficient in Real World? Use Formal Verification to Bridge the Gap […] Read More… from Pseudo-LRU Not Efficient in Real World? Use Formal Verification to Bridge the Gap
FV: A Robust Solution for Tackling Design Complexities – A Case Study on In-Band ECC […] Read More… from FV: A Robust Solution for Tackling Design Complexities – A Case Study on In-Band ECC
FV: A Robust Solution for Tackling Design Complexities – A Case Study on In-Band ECC […] Read More… from FV: A Robust Solution for Tackling Design Complexities – A Case Study on In-Band ECC
Quiescent Formal Checks (QFC) for Detecting Deep Design Bugs – Sooner and Faster […] Read More… from Quiescent Formal Checks (QFC) for Detecting Deep Design Bugs – Sooner and Faster
Quiescent Formal Checks (QFC) for Detecting Deep Design Bugs – Sooner and Faster […] Read More… from Quiescent Formal Checks (QFC) for Detecting Deep Design Bugs – Sooner and Faster
Revolutionizing Proof Convergence for Algorithmic Designs: Combining Multiple Formal Verification Tools […] Read More… from Revolutionizing Proof Convergence for Algorithmic Designs: Combining Multiple Formal Verification Tools
Revolutionizing Proof Convergence for Algorithmic Designs: Combining Multiple Formal Verification Tools […] Read More… from Revolutionizing Proof Convergence for Algorithmic Designs: Combining Multiple Formal Verification Tools
Automotive RADAR Bitfields Verification to support Validation of Silicon bring-up […] Read More… from Automotive RADAR Bitfields Verification to support Validation of Silicon bring-up
Automotive RADAR Bitfields Verification to support Validation of Silicon bring-up […] Read More… from Automotive RADAR Bitfields Verification to support Validation of Silicon bring-up
A Generic Verification Methodology for Chip to Chip Interrupt Handling in a Multi-Chip SoC (3DIC) […] Read More… from A Generic Verification Methodology for Chip to Chip Interrupt Handling in a Multi-Chip SoC (3DIC)
A Generic Verification Methodology for Chip to Chip Interrupt Handling in a Multi-Chip SoC (3DIC) […] Read More… from A Generic Verification Methodology for Chip to Chip Interrupt Handling in a Multi-Chip SoC (3DIC)
Tabled Data Into Query Able Data, ‘Key’ Concepts Demonstrated Using DDR5 […] Read More… from Tabled Data Into Query Able Data, ‘Key’ Concepts Demonstrated Using DDR5
Tabled Data Into Query Able Data, ‘Key’ Concepts Demonstrated Using DDR5 […] Read More… from Tabled Data Into Query Able Data, ‘Key’ Concepts Demonstrated Using DDR5
Breaking Down Barriers: Seamless Protocol Conversion with UVM Component Layering […] Read More… from Breaking Down Barriers: Seamless Protocol Conversion with UVM Component Layering
Breaking Down Barriers: Seamless Protocol Conversion with UVM Component Layering […] Read More… from Breaking Down Barriers: Seamless Protocol Conversion with UVM Component Layering
A Faster and Efficient Timing Constraint Verification Methodology for GFX SOCs […] Read More… from A Faster and Efficient Timing Constraint Verification Methodology for GFX SOCs
A Faster and Efficient Timing Constraint Verification Methodology for GFX SOCs […] Read More… from A Faster and Efficient Timing Constraint Verification Methodology for GFX SOCs
Netlist Enabled Emulation Platform for Accelerated Gate Level Verification […] Read More… from Netlist Enabled Emulation Platform for Accelerated Gate Level Verification
Netlist Enabled Emulation Platform for Accelerated Gate Level Verification […] Read More… from Netlist Enabled Emulation Platform for Accelerated Gate Level Verification
Efficacious Verification of Irreproachable and Steady Data Transfer Protocol for high-speed die-to-die communication on a 3DIC Chip […] Read More… from Efficacious Verification of Irreproachable and Steady Data Transfer Protocol for high-speed die-to-die communication on a 3DIC Chip
Efficacious Verification of Irreproachable and Steady Data Transfer Protocol for high-speed die-to-die communication on a 3DIC Chip […] Read More… from Efficacious Verification of Irreproachable and Steady Data Transfer Protocol for high-speed die-to-die communication on a 3DIC Chip
Code-Test-Verify all for free – Assertions + Verilator […] Read More… from Code-Test-Verify all for free – Assertions + Verilator
Code-Test-Verify all for free – Assertions + Verilator […] Read More… from Code-Test-Verify all for free – Assertions + Verilator
No gain without RISC- A novel approach for accelerating and streamlining RISC-V Processor functional verification with register change dump methodology […] Read More… from No gain without RISC- A novel approach for accelerating and streamlining RISC-V Processor functional verification with register change dump methodology
No gain without RISC- A novel approach for accelerating and streamlining RISC-V Processor functional verification with register change dump methodology […] Read More… from No gain without RISC- A novel approach for accelerating and streamlining RISC-V Processor functional verification with register change dump methodology
An Overview of Ethernet 10Base-T1S in Automotive SoC and its Verification […] Read More… from An Overview of Ethernet 10Base-T1S in Automotive SoC and its Verification
XploR, a Platform to Accelerate Silicon Transformation […] Read More… from XploR, a Platform to Accelerate Silicon Transformation
Identifying and Overcoming Multi-Die System Verification Challenges […] Read More… from Identifying and Overcoming Multi-Die System Verification Challenges
CXL verification using portable stimulus […] Read More… from CXL verification using portable stimulus
Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL […] Read More… from Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL
Advanced RISC-V Verification Technique Learnings for SoC Validation […] Read More… from Advanced RISC-V Verification Technique Learnings for SoC Validation
Advanced RISC-V Verification Technique Learnings for SoC Validation […] Read More… from Advanced RISC-V Verification Technique Learnings for SoC Validation
Fast Track RISC-V System Validation Using Hardware Assisted Verification Platforms […] Read More… from Fast Track RISC-V System Validation Using Hardware Assisted Verification Platforms
Improving Debug Productivity using latest AI & ML Techniques […] Read More… from Improving Debug Productivity using latest AI & ML Techniques
Static Sign-Off Best Practices Learnings and Experiences from Industry Use Cases […] Read More… from Static Sign-Off Best Practices Learnings and Experiences from Industry Use Cases
Advanced specification driven methodology for quick and accurate RDC signoff […] Read More… from Advanced specification driven methodology for quick and accurate RDC signoff
Securing design confidence for Low power and Functional features of Image Sensor SOC – Reuse of UVM simulation testbench on HW acceleration platform […] Read More… from Securing design confidence for Low power and Functional features of Image Sensor SOC – Reuse of UVM simulation testbench on HW acceleration platform
A Reconfigurable And Fully Automated SRAM Environment Generation Flow for Robust Verification And To Accelerate DV Closure […] Read More… from A Reconfigurable And Fully Automated SRAM Environment Generation Flow for Robust Verification And To Accelerate DV Closure
Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL […] Read More… from Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL
Formalize the Cache: Formal Verification Techniques to Verify Different Cache Configurations […] Read More… from Formalize the Cache: Formal Verification Techniques to Verify Different Cache Configurations
Efficient methodology to uncover common root causes for RDC violations using intelligent data analytics […] Read More… from Efficient methodology to uncover common root causes for RDC violations using intelligent data analytics
Design verification of a cascaded mmWave FMCW Radar […] Read More… from Design verification of a cascaded mmWave FMCW Radar
Highly Flexible and Robust System Level HW-SW Power Management Verification based on RISC-V […] Read More… from Highly Flexible and Robust System Level HW-SW Power Management Verification based on RISC-V
Counterintuitive approaches to have better communication between UVM and Python for registers with Single Controlling Algorithm […] Read More… from Counterintuitive approaches to have better communication between UVM and Python for registers with Single Controlling Algorithm
Accelerating SOC Verification, Reducing Simulation Turnaround Time & Diskspace Optimization using Dynamic Test Reload (DTR) […] Read More… from Accelerating SOC Verification, Reducing Simulation Turnaround Time & Diskspace Optimization using Dynamic Test Reload (DTR)
Accelerating SoC Sensor Network Verification Sign-off through Dynamic and Formal Synergy […] Read More… from Accelerating SoC Sensor Network Verification Sign-off through Dynamic and Formal Synergy
How to make debug more efficient in day-to-day life using Verisium Debug […] Read More… from How to make debug more efficient in day-to-day life using Verisium Debug
Novel Model First Approach to Shift-Left Soft-Logic RTL Development on Intel Agilex FPGA for Data Centre IPU Design […] Read More… from Novel Model First Approach to Shift-Left Soft-Logic RTL Development on Intel Agilex FPGA for Data Centre IPU Design
Formal Verification Accelerating Coherent Bridge IP Development and Fast Forward DV […] Read More… from Formal Verification Accelerating Coherent Bridge IP Development and Fast Forward DV
Comprehensive Benchmark Results: Comparing Processing-in-Memory Architecture Effectiveness using UPMEM Hardware […] Read More… from Comprehensive Benchmark Results: Comparing Processing-in-Memory Architecture Effectiveness using UPMEM Hardware
Automated Floating Trash Collecting Boat […] Read More… from Automated Floating Trash Collecting Boat
Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP […] Read More… from Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP
Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence […] Read More… from Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence
Enabling high quality design sign-off with Jasper structural and auto formal checks […] Read More… from Enabling high quality design sign-off with Jasper structural and auto formal checks
Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard […] Read More… from Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard
Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements […] Read More… from Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification […] Read More… from Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification
Efficient Regression Management with Smart Data Mining Technique […] Read More… from Efficient Regression Management with Smart Data Mining Technique
Low Power Extension in UVM Power Management […] Read More… from Low Power Extension in UVM Power Management
A Novel Approach to Hardware Controlled Power Aware Verification with Optimized Power Consumption Techniques at SOC […] Read More… from A Novel Approach to Hardware Controlled Power Aware Verification with Optimized Power Consumption Techniques at SOC
Configurable Testbench (TB) for Configurable Design IP […] Read More… from Configurable Testbench (TB) for Configurable Design IP
Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications […] Read More… from Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications
What-If analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow […] Read More… from What-If analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow
A Generic Configurable Error Injection Agent for On-Chip Memories […] Read More… from A Generic Configurable Error Injection Agent for On-Chip Memories
Efficient Formal strategies to verify the robustness of the design […] Read More… from Efficient Formal strategies to verify the robustness of the design
Novel approach for SoC pipeline latency and connectivity verification using Formal […] Read More… from Novel approach for SoC pipeline latency and connectivity verification using Formal
Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components […] Read More… from Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components
Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment […] Read More… from Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment
A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage […] Read More… from A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage
The Industry eFPGA soft IP fully customizable, for hardware reconfiguration in the field […] Read More… from The Industry eFPGA soft IP fully customizable, for hardware reconfiguration in the field
Portable Stimulus Standard Update PSS in the Real World […] Read More… from Portable Stimulus Standard Update PSS in the Real World
IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 45 minutes! […] Read More… from IP/SoC Design, Co-Verify, Co-Validate, Co-Everything in 45 minutes!
Digital Transformation of EDA Environments To Accelerate Semiconductor Innovation […] Read More… from Digital Transformation of EDA Environments To Accelerate Semiconductor Innovation
Embracing Datapath Verification with Jasper C2RTL App […] Read More… from Embracing Datapath Verification with Jasper C2RTL App
SystemUVM™ Driving Portable Stimulus Ease-Of-Use […] Read More… from SystemUVM™ Driving Portable Stimulus Ease-Of-Use
Achieve Faster Debug Closure by Applying Big Data & Advanced RCA Technologies […] Read More… from Achieve Faster Debug Closure by Applying Big Data & Advanced RCA Technologies
Design space exploration of PIM (Processing in Memory) & PNC (Processing Near Memory) based on workload characterization […] Read More… from Design space exploration of PIM (Processing in Memory) & PNC (Processing Near Memory) based on workload characterization
Hardware Security – Industry Trends, Attacks and Solutions […] Read More… from Hardware Security – Industry Trends, Attacks and Solutions
Compute Link Express – CXL – CXL Consortium […] Read More… from Compute Link Express – CXL – CXL Consortium
Accelerating Semiconductor Time to ISO 26262 Compliance […] Read More… from Accelerating Semiconductor Time to ISO 26262 Compliance
Using UVM-e Testbenches Utilizing Metric-Driven Verification and Advanced Debug Capabilities […] Read More… from Using UVM-e Testbenches Utilizing Metric-Driven Verification and Advanced Debug Capabilities
Functional Safety Verification Methodology for ASIL-B Automotive Designs […] Read More… from Functional Safety Verification Methodology for ASIL-B Automotive Designs
Building UVM Testbenches for High Quality Serial Design IPs Modelling real world scenarios […] Read More… from Building UVM Testbenches for High Quality Serial Design IPs Modelling real world scenarios
A Novel Approach to Reduce Power Consumption By Bridging The Gap between Standalone Functional Scenario and Real Time Scenario at SOC […] Read More… from A Novel Approach to Reduce Power Consumption By Bridging The Gap between Standalone Functional Scenario and Real Time Scenario at SOC
Utilization of Emulation for accelerating the Functional Verification Closure […] Read More… from Utilization of Emulation for accelerating the Functional Verification Closure
Low Power Extension In UVM Power Management […] Read More… from Low Power Extension In UVM Power Management
Embrace Errors! Architecting UVM Testbenches for Dynamic Error Injection & Handling […] Read More… from Embrace Errors! Architecting UVM Testbenches for Dynamic Error Injection & Handling
NRFs Indentification & Signoff with GLS Validation […] Read More… from NRFs Indentification & Signoff with GLS Validation
Leveraging RAL and alternate automation (cocotb) techniques to improve Register Verification in UVM […] Read More… from Leveraging RAL and alternate automation (cocotb) techniques to improve Register Verification in UVM
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Automated vManager regression using Jenkins […] Read More… from Automated vManager regression using Jenkins
SoC verification of Security x Safety aspects for memory programmed into secure and non-secure regions in Automotive devices […] Read More… from SoC verification of Security x Safety aspects for memory programmed into secure and non-secure regions in Automotive devices
A Holistic Overview on Preventive & Corrective Action To Handle Glitches […] Read More… from A Holistic Overview on Preventive & Corrective Action To Handle Glitches
Automating information retrieval from EDA software reports using effective parsing algorithms […] Read More… from Automating information retrieval from EDA software reports using effective parsing algorithms
Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications […] Read More… from Harnessing SV-RNM Based Modelling and Simulation Methodology for Verifying a Complex PMIC designed for SSD Applications
Logic Equivalence Check without Low Power – you are at risk!! […] Read More… from Logic Equivalence Check without Low Power – you are at risk!!
Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard […] Read More… from Verifying the I/O peripherals of OpenTitan SOC using the Portable Stimulus Standard
Solving Problems with hierarchical CDC analysis of large designs with encrypted blocks […] Read More… from Solving Problems with hierarchical CDC analysis of large designs with encrypted blocks
Innovative methodologies for analyzing CDC and RDC violations in complex SoC using Automations, formal verification, and Hierarchical CDC model […] Read More… from Innovative methodologies for analyzing CDC and RDC violations in complex SoC using Automations, formal verification, and Hierarchical CDC model
Bringing Reset Domains and Power Domains together – Non resettable registers amplifying issues in Power-Aware RDC Verification due to UPF Instrumentation […] Read More… from Bringing Reset Domains and Power Domains together – Non resettable registers amplifying issues in Power-Aware RDC Verification due to UPF Instrumentation
Left shift catching of critical low power bugs with Formal Verification […] Read More… from Left shift catching of critical low power bugs with Formal Verification
Disciplined Post Silicon Validation using ML Intelligence […] Read More… from Disciplined Post Silicon Validation using ML Intelligence
Debug Time Reduction by Automatic Generation of Waiver List Using ML Techniques […] Read More… from Debug Time Reduction by Automatic Generation of Waiver List Using ML Techniques
A Generic Configurable Error Injection Agent for All On-Chip Memories […] Read More… from A Generic Configurable Error Injection Agent for All On-Chip Memories
Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence […] Read More… from Accelerating the SoC Integration Verification Cycle Time Leveraging the Legacy Design Confidence
Part 9 An Efficient Methodology for Development of Cryptographic Engines […] Read More… from Part 9 An Efficient Methodology for Development of Cryptographic Engines
Efficient Regression Management with Smart Data Mining Technique […] Read More… from Efficient Regression Management with Smart Data Mining Technique
Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification […] Read More… from Scalable Test bench Architecture and Methodology for Faster Codec and Computer Vision Scenario Verification
Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment […] Read More… from Novel Adaptive CPU Scoreboard Methodology for a Multi-language environment
Verification Reuse Strategy for RTL Quality SoC Functional Virtual Prototypes […] Read More… from Verification Reuse Strategy for RTL Quality SoC Functional Virtual Prototypes
Methodology for system-level comparison of ARM vs RISC-V cores for latency and power consumption […] Read More… from Methodology for system-level comparison of ARM vs RISC-V cores for latency and power consumption
Novel Methodology for TLM Model Unit Verification […] Read More… from Novel Methodology for TLM Model Unit Verification
Efficacious verification of Loopback and Equalization in PCIe By Using Novel approach […] Read More… from Efficacious verification of Loopback and Equalization in PCIe By Using Novel approach
Building Configurable UVM Testbench for Configurable Design IP (Configurable TB) […] Read More… from Building Configurable UVM Testbench for Configurable Design IP (Configurable TB)
UVM Based Generic Interrupt Handler (UGIH) […] Read More… from UVM Based Generic Interrupt Handler (UGIH)
Shifting Left CXL Interop using Simulation Techniques […] Read More… from Shifting Left CXL Interop using Simulation Techniques
Overcoming Challenges in Functional Verification of Automotive Traffic Schedulers […] Read More… from Overcoming Challenges in Functional Verification of Automotive Traffic Schedulers
Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP […] Read More… from Advancements in UVM Test Bench Architecture for Verifying High Speed MIPI MPHY 5.0 IP
A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage […] Read More… from A scalable framework to validate interconnect-based firewalls to enhance SoC security coverage
“What-If” analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow […] Read More… from “What-If” analysis of Safety Mechanism’s impacts on ETHMAC design under Functional Safety flow
Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components […] Read More… from Fault Injection Strategy to Validate ASIL-D Requirements of BMS Components
Enabling high quality design sign-off with structural and auto formal checks […] Read More… from Enabling high quality design sign-off with structural and auto formal checks
Efficient Formal strategies to verify the robustness of the design […] Read More… from Efficient Formal strategies to verify the robustness of the design
Novel approach for SoC pipeline latency and connectivity verification using Formal […] Read More… from Novel approach for SoC pipeline latency and connectivity verification using Formal
Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements […] Read More… from Exhaustive validation of a cache memory controller using Formal Verification to meet performance and timing requirements
Effective Formal Deadlock Verification Methodologies for Interconnect design […] Read More… from Effective Formal Deadlock Verification Methodologies for Interconnect design
OIL check of PCIe with Formal Verification […] Read More… from OIL check of PCIe with Formal Verification
The Formal Way – Fast and Accurate Hashing Algorithm Verification […] Read More… from The Formal Way – Fast and Accurate Hashing Algorithm Verification
A Recipe for swift Tape-out of Derivative SoCs: A Comprehensive Validation Approach using Formal-based Sequential Equivalence and Connectivity Checking […] Read More… from A Recipe for swift Tape-out of Derivative SoCs: A Comprehensive Validation Approach using Formal-based Sequential Equivalence and Connectivity Checking
Retry with Confidence: Use Formal Property Verification to Verify Link Layer Retry (LLR) Mechanism of Compute Express Link (CXL) […] Read More… from Retry with Confidence: Use Formal Property Verification to Verify Link Layer Retry (LLR) Mechanism of Compute Express Link (CXL)
An Introduction to the Accellera Portable Stimulus Standard […] Read More… from An Introduction to the Accellera Portable Stimulus Standard
Making the Most of the UVM Register Layer and Sequences […] Read More… from Making the Most of the UVM Register Layer and Sequences
Introducing IEEE 1800.2 the Next Step for UVM […] Read More… from Introducing IEEE 1800.2 the Next Step for UVM
Back to Basics: Doing Formal “The Right Way” […] Read More… from Back to Basics: Doing Formal “The Right Way”
Case-study: Generating A Workload Model of the Chrome Browser from Android Execution Traces For Early Analysis of Power and Performance Trade-offs […] Read More… from Case-study: Generating A Workload Model of the Chrome Browser from Android Execution Traces For Early Analysis of Power and Performance Trade-offs
Automated Traffic Simulation Framework for SoC Performance Analysis […] Read More… from Automated Traffic Simulation Framework for SoC Performance Analysis
A Systematic Methodology for Verifying Clock Domain Crossing Reconvergence […] Read More… from A Systematic Methodology for Verifying Clock Domain Crossing Reconvergence
Expedite any Simulation with DMTCP and Save Decades of Computation […] Read More… from Expedite any Simulation with DMTCP and Save Decades of Computation
Efficient and Faster Handling of CDC/RDC Violations […] Read More… from Efficient and Faster Handling of CDC/RDC Violations
A Real-World Clock Generator Class for UVM […] Read More… from A Real-World Clock Generator Class for UVM
Paged and Alternate View Registers in UVM […] Read More… from Paged and Alternate View Registers in UVM
Enhancing The Effectiveness of a Constrained Random Test Suite Using Supervised Machine Learning Algorithm […] Read More… from Enhancing The Effectiveness of a Constrained Random Test Suite Using Supervised Machine Learning Algorithm
Adding Agility to Hardware Design-Verification using UVM & Assertions […] Read More… from Adding Agility to Hardware Design-Verification using UVM & Assertions
Left Shift of Perf Validation Using Hardware-Based Acceleration […] Read More… from Left Shift of Perf Validation Using Hardware-Based Acceleration
Introducing UVM-SystemC For a Resilient And Structured ESL Validation […] Read More… from Introducing UVM-SystemC For a Resilient And Structured ESL Validation
A Methodology to Reuse Unit Level Validation Infrastructure […] Read More… from A Methodology to Reuse Unit Level Validation Infrastructure
Embracing Formal Verification for Data Path Designs Using Golden Specs […] Read More… from Embracing Formal Verification for Data Path Designs Using Golden Specs
Obscure face of UVM RAL: To Tackle Verification of Error Scenarios […] Read More… from Obscure face of UVM RAL: To Tackle Verification of Error Scenarios
Obscure Face of UVM RAL: To Tackle Verification of Error Scenarios […] Read More… from Obscure Face of UVM RAL: To Tackle Verification of Error Scenarios
Accelerating ML TB Integration for Reusability Using UVM ML OA […] Read More… from Accelerating ML TB Integration for Reusability Using UVM ML OA
SwiftCov: Automated Coverage Closure Tool […] Read More… from SwiftCov: Automated Coverage Closure Tool
Making Formal Property Verification Mainstream: An Intel® Graphics Experience […] Read More… from Making Formal Property Verification Mainstream: An Intel® Graphics Experience
Unleashing the Power of UPF 3.0: An Innovative Approach for Faster and Robust Low-power Coverage […] Read More… from Unleashing the Power of UPF 3.0: An Innovative Approach for Faster and Robust Low-power Coverage
Smart Recipe for Quick Bug Hunting: Boosting functional sign-off with Low-Power Assertions […] Read More… from Smart Recipe for Quick Bug Hunting: Boosting functional sign-off with Low-Power Assertions
Methodology for Abstract Power Intent Specification and Generation […] Read More… from Methodology for Abstract Power Intent Specification and Generation
Debugging Linux Kernel Failures on Virtual Platform […] Read More… from Debugging Linux Kernel Failures on Virtual Platform
Virtual Platform for a Multi-Chip WLAN System Using a Generic IO Connectivity Scheme […] Read More… from Virtual Platform for a Multi-Chip WLAN System Using a Generic IO Connectivity Scheme
Unified Functional and Performance FrameworkA Case Study of Cache: Using SystemC TLM Non Blocking Interfaces […] Read More… from Unified Functional and Performance FrameworkA Case Study of Cache: Using SystemC TLM Non Blocking Interfaces
Performance Modelling for the Control Backbone […] Read More… from Performance Modelling for the Control Backbone
Framework For Exploring Interconnect Level Cache Coherency […] Read More… from Framework For Exploring Interconnect Level Cache Coherency
Efficient Verification of Mixed-Signal SerDes IP Using UVM […] Read More… from Efficient Verification of Mixed-Signal SerDes IP Using UVM
Fault Injection Made Easy Unified Formal Verification of Normal and Safety Functions […] Read More… from Fault Injection Made Easy Unified Formal Verification of Normal and Safety Functions
Trials and Tribulations of Migrating a Native UVM Testbench from Simulation to Emulation […] Read More… from Trials and Tribulations of Migrating a Native UVM Testbench from Simulation to Emulation
Reusable DPI flow across Verification, Validation & SW […] Read More… from Reusable DPI flow across Verification, Validation & SW
Thinking In TransactionsVisualizing and Validating […] Read More… from Thinking In TransactionsVisualizing and Validating
Hardware/Software Co-Verification Using Generic Software Adapter […] Read More… from Hardware/Software Co-Verification Using Generic Software Adapter
Essential Adjuncts of Verification Infrastructure […] Read More… from Essential Adjuncts of Verification Infrastructure
An Industry Proven UVM Reuse Methodology for Coverage Driven Block Level Verification to SW Driven Chip Level Verification Across Simulation & Emulation […] Read More… from An Industry Proven UVM Reuse Methodology for Coverage Driven Block Level Verification to SW Driven Chip Level Verification Across Simulation & Emulation
Thinking Ahead – Advanced Verification and Debug Techniques for the Imminent IoT Wave […] Read More… from Thinking Ahead – Advanced Verification and Debug Techniques for the Imminent IoT Wave
UVM & Emulation Creating SystemVerilog & UVM Testbenches for Simulation & Emulation Platform Portability to Boost Block-to-System Verification Productivity […] Read More… from UVM & Emulation Creating SystemVerilog & UVM Testbenches for Simulation & Emulation Platform Portability to Boost Block-to-System Verification Productivity
FPGA Implementation Validation and Debug […] Read More… from FPGA Implementation Validation and Debug
Expediting the Code Coverage Closure Using Static Formal Techniques – A Proven Approach at Block and SoC Levels […] Read More… from Expediting the Code Coverage Closure Using Static Formal Techniques – A Proven Approach at Block and SoC Levels
ARC EM Core with Safety Package – ISO 26262 Certification […] Read More… from ARC EM Core with Safety Package – ISO 26262 Certification
Static Power Intent Verification of Power State Switching Expressions […] Read More… from Static Power Intent Verification of Power State Switching Expressions
Increase Productivity with Reflection API in Design Verification […] Read More… from Increase Productivity with Reflection API in Design Verification
Methodology for Hardware Software Co-verification of Video Systems on Pre and Post Silicon […] Read More… from Methodology for Hardware Software Co-verification of Video Systems on Pre and Post Silicon
Driving Analog Stimuli from a UVM Testbench […] Read More… from Driving Analog Stimuli from a UVM Testbench
A Reusability Combat in UVM Callbacks vs Factory […] Read More… from A Reusability Combat in UVM Callbacks vs Factory
Addressing the Challenges of ABV in Complex SOCs […] Read More… from Addressing the Challenges of ABV in Complex SOCs
Thinking Beyond the Box Adopt the Reusable UVM Thread Management and Customized UVM Reset Package to Attack Thread Aware Verification Challenges […] Read More… from Thinking Beyond the Box Adopt the Reusable UVM Thread Management and Customized UVM Reset Package to Attack Thread Aware Verification Challenges
A Unified Framework for Multilanguage Verification IPs Integration […] Read More… from A Unified Framework for Multilanguage Verification IPs Integration
Complementing Verification of Highly Configurable Design with Formal Techniques […] Read More… from Complementing Verification of Highly Configurable Design with Formal Techniques
Methodology for Hardware Software Co-verification of Video Systems on Pre and Post Silicon […] Read More… from Methodology for Hardware Software Co-verification of Video Systems on Pre and Post Silicon
Accellera Systems Initiative SystemC Standards Update […] Read More… from Accellera Systems Initiative SystemC Standards Update
Reconfigurable Radio Design and Verification […] Read More… from Reconfigurable Radio Design and Verification
Ensuring Quality of Next Generation Automotive SoC: System’s Approach […] Read More… from Ensuring Quality of Next Generation Automotive SoC: System’s Approach
Has The Performance of a Sub-System Been Beaten to Death […] Read More… from Has The Performance of a Sub-System Been Beaten to Death
Leveraging ESL Approach to Formally Verify Algorithmic Implementations […] Read More… from Leveraging ESL Approach to Formally Verify Algorithmic Implementations
Achieving Real Time Performance for Algorithms Using SOC TLM Model […] Read More… from Achieving Real Time Performance for Algorithms Using SOC TLM Model
Vlang A System Level Verification Perspective […] Read More… from Vlang A System Level Verification Perspective
Vlang A System Level Verification Perspective […] Read More… from Vlang A System Level Verification Perspective
A Methodology for Interrupt Analysis in Virtual Platforms […] Read More… from A Methodology for Interrupt Analysis in Virtual Platforms
Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models […] Read More… from Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models
MeSSMArch – A Memory System Simulator for Hardware Multithreading Architectures […] Read More… from MeSSMArch – A Memory System Simulator for Hardware Multithreading Architectures
MeSSMArch – A Memory System Simulator for Hardware Multithreading Architectures […] Read More… from MeSSMArch – A Memory System Simulator for Hardware Multithreading Architectures
Dynamic Parameter Configuration of SystemC Models […] Read More… from Dynamic Parameter Configuration of SystemC Models
Verification Techniques for CPU Simulation Model […] Read More… from Verification Techniques for CPU Simulation Model
A Methodology for Using Traffic Generators with Real-Time Constraints […] Read More… from A Methodology for Using Traffic Generators with Real-Time Constraints
Virtual Platform for Software Enablement and Hardware Verification […] Read More… from Virtual Platform for Software Enablement and Hardware Verification
Design & Verify Virtual Platform with reusable TLM 2.0 […] Read More… from Design & Verify Virtual Platform with reusable TLM 2.0
VirtualATE: SystemC support for Automatic Test Equipment […] Read More… from VirtualATE: SystemC support for Automatic Test Equipment
Bring IP Verification Closer to SoC Scalable Methods to Bridge the Gap Between IP and SoC Verification […] Read More… from Bring IP Verification Closer to SoC Scalable Methods to Bridge the Gap Between IP and SoC Verification
UVM Usage for Selective Dynamic Re-configuration of Complex Designs […] Read More… from UVM Usage for Selective Dynamic Re-configuration of Complex Designs
Low Power Verification Challenges and Coverage Recipe to Sign-Off PA Verification […] Read More… from Low Power Verification Challenges and Coverage Recipe to Sign-Off PA Verification
Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations […] Read More… from Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations
Low Power Emulation for Power Intensive Designs […] Read More… from Low Power Emulation for Power Intensive Designs
Recipes for Better Simulation Acceleration Performance […] Read More… from Recipes for Better Simulation Acceleration Performance
Stimulus Generation for Functional Verification of Memory Systems in Advanced Microprocessors […] Read More… from Stimulus Generation for Functional Verification of Memory Systems in Advanced Microprocessors
Using a Generic Plug and Play Performance Monitor for SoC Verification […] Read More… from Using a Generic Plug and Play Performance Monitor for SoC Verification
Transactional Memory Subsystem Verification for an ARMv8 Server Class CPU […] Read More… from Transactional Memory Subsystem Verification for an ARMv8 Server Class CPU
Framework for Holistic Assessment of Potential Performance Gains with Different Simulation Acceleration Modes […] Read More… from Framework for Holistic Assessment of Potential Performance Gains with Different Simulation Acceleration Modes
Walking the Graph: A Holistic Approach to Graph-based Verification for Logic with Sparse State Space […] Read More… from Walking the Graph: A Holistic Approach to Graph-based Verification for Logic with Sparse State Space
Coverage Closure – Is it a “Game of Dice” or “Top 10 Tests” or “Automated Closure”? […] Read More… from Coverage Closure – Is it a “Game of Dice” or “Top 10 Tests” or “Automated Closure”?
Network Packet Header Generation Using Graph Based Techniques Combined with Software Testing Strategies […] Read More… from Network Packet Header Generation Using Graph Based Techniques Combined with Software Testing Strategies
Stimulus Generation for Functional Verification of Memory Systems […] Read More… from Stimulus Generation for Functional Verification of Memory Systems
Using a Generic Plug and Play Performance Monitor for SoC Verification […] Read More… from Using a Generic Plug and Play Performance Monitor for SoC Verification
Transactional Memory Subsystem Verification for an ARMv8 Server Class CPU […] Read More… from Transactional Memory Subsystem Verification for an ARMv8 Server Class CPU
Intelligent Coverage Driven, Modern Verification for VHDL Based Designs in Native VHDL with OSVVM […] Read More… from Intelligent Coverage Driven, Modern Verification for VHDL Based Designs in Native VHDL with OSVVM
Absolute GLS Verification An Early Simulation of Design Timing Constraints […] Read More… from Absolute GLS Verification An Early Simulation of Design Timing Constraints
Challenges with Power Aware Simulation and Verification Methodologies […] Read More… from Challenges with Power Aware Simulation and Verification Methodologies
Generic Verification Infrastructure around Serial Flash Controllers […] Read More… from Generic Verification Infrastructure around Serial Flash Controllers
A Method to Accelerate SoC Implementation Cycle by Automatically Generating CDC Constraints […] Read More… from A Method to Accelerate SoC Implementation Cycle by Automatically Generating CDC Constraints
MIPI M-PHY Analog Modeling in Verilog-AMS (Wreal) and Verification Using SV/UVM-MS Methodology […] Read More… from MIPI M-PHY Analog Modeling in Verilog-AMS (Wreal) and Verification Using SV/UVM-MS Methodology
AMS Verification at SoC Level: A Practical Approach for Using VAMS vs SPICE Views […] Read More… from AMS Verification at SoC Level: A Practical Approach for Using VAMS vs SPICE Views
PHY IP Verification – Are Conventional Digital DV Techniques Sufficient? […] Read More… from PHY IP Verification – Are Conventional Digital DV Techniques Sufficient?
Software Driven Hardware Verification: A UVM/DPI Approach […] Read More… from Software Driven Hardware Verification: A UVM/DPI Approach
The Art of Writing Predictors Efficiently Using UVM […] Read More… from The Art of Writing Predictors Efficiently Using UVM
Enabling Shift-Left through FV Methodologies on Intel® Graphics Designs […] Read More… from Enabling Shift-Left through FV Methodologies on Intel® Graphics Designs
Extending a Traditional VIP to Solve PHY Verification Challenges […] Read More… from Extending a Traditional VIP to Solve PHY Verification Challenges
UVM-RAL: Registers on Demand Elimination of the Unnecessary […] Read More… from UVM-RAL: Registers on Demand Elimination of the Unnecessary
A UVM Based Methodology for Processor Verification […] Read More… from A UVM Based Methodology for Processor Verification
Easier UVM – Making Verification Methodology More Productive […] Read More… from Easier UVM – Making Verification Methodology More Productive
A New Epoch is Beginning: Are You Getting Ready for Stepping Into UVM-1.2? […] Read More… from A New Epoch is Beginning: Are You Getting Ready for Stepping Into UVM-1.2?
Please! Can Someone Make UVM Easy to Use? […] Read More… from Please! Can Someone Make UVM Easy to Use?
Pre-Silicon Debug Automation Using Transaction Tagging and Data-Mining […] Read More… from Pre-Silicon Debug Automation Using Transaction Tagging and Data-Mining
Reusing Sequences in a Multi-Language environment using UVM-ML OA […] Read More… from Reusing Sequences in a Multi-Language environment using UVM-ML OA
Gatelevel Simulations: Continuing Value in Functional Simulations […] Read More… from Gatelevel Simulations: Continuing Value in Functional Simulations
Functional Verification of CSI2 Rx-PHY using AMS Co-simulations […] Read More… from Functional Verification of CSI2 Rx-PHY using AMS Co-simulations
Simulation Based Pre-Silicon Characterization […] Read More… from Simulation Based Pre-Silicon Characterization
Responding to TAT Improvement Challenge Through Testbench Configurability and Re-use […] Read More… from Responding to TAT Improvement Challenge Through Testbench Configurability and Re-use
Global Broadcast with UVM Custom Phasing […] Read More… from Global Broadcast with UVM Custom Phasing
Expediting Verification of Critical SoC Components Using Formal Methods […] Read More… from Expediting Verification of Critical SoC Components Using Formal Methods
Sneak Preview of UVM-SystemC: The Missing Piece in ESL Verification […] Read More… from Sneak Preview of UVM-SystemC: The Missing Piece in ESL Verification
Using Simulation Acceleration to Achieve 100X Performance Improvement with UVM Based Testbenches […] Read More… from Using Simulation Acceleration to Achieve 100X Performance Improvement with UVM Based Testbenches
Power-Aware CDC Verification at RTL for Faster SoC Verification Closure […] Read More… from Power-Aware CDC Verification at RTL for Faster SoC Verification Closure
Parameterized and Re-usable Jitter Model for Serial and Parallel Interfaces […] Read More… from Parameterized and Re-usable Jitter Model for Serial and Parallel Interfaces
An Automated Systematic CDC Verification Methodology based on SDC Setup […] Read More… from An Automated Systematic CDC Verification Methodology based on SDC Setup
Model Extraction for Designs Based on Switches for Formal Verification […] Read More… from Model Extraction for Designs Based on Switches for Formal Verification
Model Extraction for Designs Based on Switches for Formal Verification […] Read More… from Model Extraction for Designs Based on Switches for Formal Verification
SERDES Rx CDR Verification Using Jitter, Spread-Spectrum Clocking (SSC) Stimulus […] Read More… from SERDES Rx CDR Verification Using Jitter, Spread-Spectrum Clocking (SSC) Stimulus
Power Aware CDC Verification at RTL for Faster SoC Verification Closure […] Read More… from Power Aware CDC Verification at RTL for Faster SoC Verification Closure
MDLL & Slave Delay Line Performance Analysis Using Novel Delay Modeling […] Read More… from MDLL & Slave Delay Line Performance Analysis Using Novel Delay Modeling
Cross-Domain Datapath Validation Using Formal Proof Accelerators […] Read More… from Cross-Domain Datapath Validation Using Formal Proof Accelerators
Compliance Driven Integrated Circuit Development Based on ISO26262 […] Read More… from Compliance Driven Integrated Circuit Development Based on ISO26262
Choice is Yours: Either Struggle to Tame ‘X’ in the Wilderness of Multimillion Gates and Nets, OR Take it for a Walk in the RTL Park […] Read More… from Choice is Yours: Either Struggle to Tame ‘X’ in the Wilderness of Multimillion Gates and Nets, OR Take it for a Walk in the RTL Park
UVM, VMM and Native SV: Enabling Full Random Verification at System Level […] Read More… from UVM, VMM and Native SV: Enabling Full Random Verification at System Level
A Framework for Verification of Program Control Unit of VLIW Processors […] Read More… from A Framework for Verification of Program Control Unit of VLIW Processors
A Framework for Verification of Program Control Unit of VLIW processors […] Read More… from A Framework for Verification of Program Control Unit of VLIW processors
Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype […] Read More… from Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype
Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype […] Read More… from Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype
Fault Campaign Framework for FuSa Verification of ISO 26262 Compliant Automotive Products […] Read More… from Fault Campaign Framework for FuSa Verification of ISO 26262 Compliant Automotive Products
Generic Solution for NoCdesign exploration […] Read More… from Generic Solution for NoCdesign exploration
Generic Solution for NoCdesign exploration […] Read More… from Generic Solution for NoCdesign exploration
Performance Validation Strategy for collaborative SoC developments where two worlds meets in GDS only […] Read More… from Performance Validation Strategy for collaborative SoC developments where two worlds meets in GDS only
Performance Validation Strategy for collaborative SoC developments where two worlds meets in GDS only […] Read More… from Performance Validation Strategy for collaborative SoC developments where two worlds meets in GDS only
Hardware verification through software scheduling for USB using xHCIThe […] Read More… from Hardware verification through software scheduling for USB using xHCIThe
Hardware verification through software scheduling for USB using xHCIThe […] Read More… from Hardware verification through software scheduling for USB using xHCIThe
Effortless, Methodical and Exhaustive Register Verification using what you already have […] Read More… from Effortless, Methodical and Exhaustive Register Verification using what you already have
Effortless, Methodical and Exhaustive Register Verification using what you already have. […] Read More… from Effortless, Methodical and Exhaustive Register Verification using what you already have.
Filtering noise in RDC analysis by clockoff specification […] Read More… from Filtering noise in RDC analysis by clockoff specification
Filtering noise in RDC analysis by clockoff specification […] Read More… from Filtering noise in RDC analysis by clockoff specification
Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype […] Read More… from Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype
Automated code generation for Early AURIX TM VP […] Read More… from Automated code generation for Early AURIX TM VP
Automated code generation for Early AURIX TM VP […] Read More… from Automated code generation for Early AURIX TM VP
Break the SoC with Random UVM Instruction Driver […] Read More… from Break the SoC with Random UVM Instruction Driver
Verification Strategies and Modelling for the Uninvited Guest in the System: Clock Jitter […] Read More… from Verification Strategies and Modelling for the Uninvited Guest in the System: Clock Jitter
Improving Simulation Performance at SoC/Subsystem Level Using LITE Environment Approach […] Read More… from Improving Simulation Performance at SoC/Subsystem Level Using LITE Environment Approach
Building And Modelling Reset Aware Testbench For IP Functional Verification […] Read More… from Building And Modelling Reset Aware Testbench For IP Functional Verification
Use of Message Bus Interface to Verify Lane Margining in PCIe […] Read More… from Use of Message Bus Interface to Verify Lane Margining in PCIe
Adaptive UVM AMOD Testbench for Configurable DSI IP […] Read More… from Adaptive UVM AMOD Testbench for Configurable DSI IP
SoC Verification Enablement Using HM Model […] Read More… from SoC Verification Enablement Using HM Model
Automatically Synthesizing Higher Level of Protocol Abstraction for Faster Debug and Deeper Insight Into Modern Digital Designs […] Read More… from Automatically Synthesizing Higher Level of Protocol Abstraction for Faster Debug and Deeper Insight Into Modern Digital Designs
Low Power Validation on Emulation Using Portable Stimulus Standard […] Read More… from Low Power Validation on Emulation Using Portable Stimulus Standard
Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design […] Read More… from Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design
Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap […] Read More… from Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap
Architecturally Scalable Testbench for Complex SoC […] Read More… from Architecturally Scalable Testbench for Complex SoC
Automation of Waiver and Design Collateral generation for scalable IPs […] Read More… from Automation of Waiver and Design Collateral generation for scalable IPs
Automatic Generation of Infineon Microcontroller Product Configurations […] Read More… from Automatic Generation of Infineon Microcontroller Product Configurations
Hardware Implementation of Smallscale Parameterized Neural Network Inference Engine […] Read More… from Hardware Implementation of Smallscale Parameterized Neural Network Inference Engine
Scalable Multi-Domain Multi-Variant Reset Management in Complex Verification IPs […] Read More… from Scalable Multi-Domain Multi-Variant Reset Management in Complex Verification IPs
Our Experience of Glitches at Clock Trees, CDC Paths and Reset Trees […] Read More… from Our Experience of Glitches at Clock Trees, CDC Paths and Reset Trees
Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study […] Read More… from Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study
A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation […] Read More… from A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation
Benefits of PSS Coverage at SOC and Its Limitations […] Read More… from Benefits of PSS Coverage at SOC and Its Limitations
Towards Early Validation of Firmware Using UVM Simulation Framework […] Read More… from Towards Early Validation of Firmware Using UVM Simulation Framework
Unified Test Writing Framework for Pre and Post Silicon Verification […] Read More… from Unified Test Writing Framework for Pre and Post Silicon Verification
Using Software Design Patterns in Testbench Development for a Multi-layer Protocol […] Read More… from Using Software Design Patterns in Testbench Development for a Multi-layer Protocol
DV Methodology to Model Scalable/Reusable Component to Handle IO Delays/Noise/Crosstalk in Multilane DDR PHY IF […] Read More… from DV Methodology to Model Scalable/Reusable Component to Handle IO Delays/Noise/Crosstalk in Multilane DDR PHY IF
Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs […] Read More… from Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs
Simulation Analog Fault Injection Flow for Mixed-Signal Designs […] Read More… from Simulation Analog Fault Injection Flow for Mixed-Signal Designs
Challenges of Formal Verification on Deep Learning Hardware Accelerator […] Read More… from Challenges of Formal Verification on Deep Learning Hardware Accelerator
Simulation Guided Formal Verification with “River Fishing” Techniques […] Read More… from Simulation Guided Formal Verification with “River Fishing” Techniques
Formal verification of low-power RISC-V processors […] Read More… from Formal verification of low-power RISC-V processors
Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization […] Read More… from Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization
Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration […] Read More… from Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration
Open Source Virtual Platforms for SW Prototyping on FPGA Based HW […] Read More… from Open Source Virtual Platforms for SW Prototyping on FPGA Based HW
Functional-Coverage Sampling in UVM RAL Use of 2 Obscure Methods […] Read More… from Functional-Coverage Sampling in UVM RAL Use of 2 Obscure Methods
Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling […] Read More… from Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling
Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal […] Read More… from Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal
Formal Assisted Fault Campaign for ISO26262 Certification […] Read More… from Formal Assisted Fault Campaign for ISO26262 Certification
High Frequency Response Tracking System Micro-architecture […] Read More… from High Frequency Response Tracking System Micro-architecture
Formal for Adjacencies Expanding the Scope of Formal Verification […] Read More… from Formal for Adjacencies Expanding the Scope of Formal Verification
Bringing DataPath Formal to Designers’ Footsteps […] Read More… from Bringing DataPath Formal to Designers’ Footsteps
Step-up your Register Access Verification […] Read More… from Step-up your Register Access Verification
Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design […] Read More… from Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design
Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap […] Read More… from Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap
Automation of Waiver and Design Collateral Generation on Scalable IPs […] Read More… from Automation of Waiver and Design Collateral Generation on Scalable IPs
Automatic Generation of Infineon Microcontroller Product Configurations […] Read More… from Automatic Generation of Infineon Microcontroller Product Configurations
Small Scale Parameterized Inference Engine […] Read More… from Small Scale Parameterized Inference Engine
Scalable Multi-Domain, Multi-Variant Reset Management in Verification IPs […] Read More… from Scalable Multi-Domain, Multi-Variant Reset Management in Verification IPs
Enabling Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study […] Read More… from Enabling Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study
A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation […] Read More… from A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation
Benefits of PSS coverage at SOC & its limitations […] Read More… from Benefits of PSS coverage at SOC & its limitations
Towards Early Validation of Firmware Using UVM Simulation Framework […] Read More… from Towards Early Validation of Firmware Using UVM Simulation Framework
Unified Test Writing Framework for Pre and Post Silicon Verification […] Read More… from Unified Test Writing Framework for Pre and Post Silicon Verification
Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs […] Read More… from Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs
Simulation Analog Fault Injection Flow for Mixed-Signal Designs […] Read More… from Simulation Analog Fault Injection Flow for Mixed-Signal Designs
Challenges of Formal Verification on Deep Learning Hardware Accelerator […] Read More… from Challenges of Formal Verification on Deep Learning Hardware Accelerator
Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization […] Read More… from Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization
Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration […] Read More… from Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration
Functional-Coverage Sampling in UVM RAL: Use of 2 Obscure Methods […] Read More… from Functional-Coverage Sampling in UVM RAL: Use of 2 Obscure Methods
Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling […] Read More… from Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling
Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal […] Read More… from Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal
High Frequency Response Tracking System micro-architecture […] Read More… from High Frequency Response Tracking System micro-architecture
Formal For Adjacencies Expanding the Scope of Formal Verification […] Read More… from Formal For Adjacencies Expanding the Scope of Formal Verification
Step-up your Register Access Verification […] Read More… from Step-up your Register Access Verification
Pre-Silicon Debug Automation using Transaction Tagging and Data-Mining […] Read More… from Pre-Silicon Debug Automation using Transaction Tagging and Data-Mining
Performance Verification of a 6 Gbps HSlink Receiver Including Equalization and Clock Recovery Using Mixed Signal Simulations […] Read More… from Performance Verification of a 6 Gbps HSlink Receiver Including Equalization and Clock Recovery Using Mixed Signal Simulations
How to Reuse Sequences with the UVM-ML Open Architecture library […] Read More… from How to Reuse Sequences with the UVM-ML Open Architecture library
Gatelevel Simulations: Continuing Value in Functional Simulation […] Read More… from Gatelevel Simulations: Continuing Value in Functional Simulation
Please! Can Someone Make UVM Easier to Use? […] Read More… from Please! Can Someone Make UVM Easier to Use?
A New Epoch is Beginning: Are You Getting Ready for Stepping Into UVM-1.2? […] Read More… from A New Epoch is Beginning: Are You Getting Ready for Stepping Into UVM-1.2?
Simulation Based Pre-Silicon Characterization […] Read More… from Simulation Based Pre-Silicon Characterization
Automated, Systematic CDC Verification Methodology Based on SDC Setup […] Read More… from Automated, Systematic CDC Verification Methodology Based on SDC Setup
Configuration in UVM: The Missing Manual […] Read More… from Configuration in UVM: The Missing Manual
Global Broadcast with UVM Custom Phasing […] Read More… from Global Broadcast with UVM Custom Phasing
Responding to TAT Improvement Challenge through Testbench Configurability and Re-use […] Read More… from Responding to TAT Improvement Challenge through Testbench Configurability and Re-use
MDLL & Slave Delay Line Performance Analysis Using Novel Delay Modeling […] Read More… from MDLL & Slave Delay Line Performance Analysis Using Novel Delay Modeling
Using Simulation Acceleration to Achieve 100X Performance Improvement with UVM Based Testbenches […] Read More… from Using Simulation Acceleration to Achieve 100X Performance Improvement with UVM Based Testbenches
SERDES Rx CDR Verification Using Jitter, Spread-Spectrum Clocking (SSC) Stimulus […] Read More… from SERDES Rx CDR Verification Using Jitter, Spread-Spectrum Clocking (SSC) Stimulus
Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations […] Read More… from Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations
Automated correct-by-construct methodology for RTL design and analog mixed-signal test bench generation: Enables early design closure of mixed-signal SoC […] Read More… from Automated correct-by-construct methodology for RTL design and analog mixed-signal test bench generation: Enables early design closure of mixed-signal SoC
Low power Verification challenges and coverage recipe to sign-off Power aware Verification […] Read More… from Low power Verification challenges and coverage recipe to sign-off Power aware Verification
Retention based low power DV challenges in DDR Systems […] Read More… from Retention based low power DV challenges in DDR Systems
Data Flow Based Memory IP Creation Infrastructure […] Read More… from Data Flow Based Memory IP Creation Infrastructure
UVM, VMM and Native SV: Enabling Full Random Verification at System Level […] Read More… from UVM, VMM and Native SV: Enabling Full Random Verification at System Level
Design Methodology for Highly Cycle Accurate SystemC Models with Better Performance […] Read More… from Design Methodology for Highly Cycle Accurate SystemC Models with Better Performance
Efficient methods for analog mixed signal verification Interface handling methods, trade-offs and guidelines […] Read More… from Efficient methods for analog mixed signal verification Interface handling methods, trade-offs and guidelines
Compliance Driven Integrated Circuit Development Based on ISO26262 […] Read More… from Compliance Driven Integrated Circuit Development Based on ISO26262
UVM Usage for Selective Dynamic Re-configuration of Complex Designs […] Read More… from UVM Usage for Selective Dynamic Re-configuration of Complex Designs
DDR Controller IP Evaluation Studies using Trace Based Methodology […] Read More… from DDR Controller IP Evaluation Studies using Trace Based Methodology
Bring IP Verification Closer to SoC Scalable Methods to Bridge the Gap Between IP and SoC Verification […] Read More… from Bring IP Verification Closer to SoC Scalable Methods to Bridge the Gap Between IP and SoC Verification
Rapid Virtual Prototype Model development using UML and IP-XACT SystemC Code Generation […] Read More… from Rapid Virtual Prototype Model development using UML and IP-XACT SystemC Code Generation
Runtime Fault-Injection Tool for Executable SystemC Models […] Read More… from Runtime Fault-Injection Tool for Executable SystemC Models
Generic Solution for NoC design exploration […] Read More… from Generic Solution for NoC design exploration
Hardware verification through software scheduling for USB using xHCI […] Read More… from Hardware verification through software scheduling for USB using xHCI
Methodology for Verification Regression Throughput Optimization using Machine Learning […] Read More… from Methodology for Verification Regression Throughput Optimization using Machine Learning
Verification Methodology for Functional Safety Critical Work Loads […] Read More… from Verification Methodology for Functional Safety Critical Work Loads
Digital mixed-signal low power verification with Unified power format (UPF) […] Read More… from Digital mixed-signal low power verification with Unified power format (UPF)
Hybrid Emulation: Accelerating Software Driven Verification and Debug […] Read More… from Hybrid Emulation: Accelerating Software Driven Verification and Debug
UVM based configurable FSM model for System level verification of DDR5 DIMM High end Server Chipset […] Read More… from UVM based configurable FSM model for System level verification of DDR5 DIMM High end Server Chipset
Digital mixed-signal low power verification with Unified Power Format (UPF) […] Read More… from Digital mixed-signal low power verification with Unified Power Format (UPF)
Verification Methodology for Functional Safety Critical Work Loads […] Read More… from Verification Methodology for Functional Safety Critical Work Loads
Hardware verification through software scheduling for USB using xHCI […] Read More… from Hardware verification through software scheduling for USB using xHCI
Enhancing Productivity in Formal Testbench Generation for AHB based IPs […] Read More… from Enhancing Productivity in Formal Testbench Generation for AHB based IPs
Hybrid Emulation: Accelerating Software Driven Verification and Debug […] Read More… from Hybrid Emulation: Accelerating Software Driven Verification and Debug
Methodology for Verification Regression Throughput Optimization using Machine Learning […] Read More… from Methodology for Verification Regression Throughput Optimization using Machine Learning
IP Generators – A Better Reuse Methodology […] Read More… from IP Generators – A Better Reuse Methodology
Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype […] Read More… from Automated Toggle Coverage Framework for AURIX TM TC4xx Virtual Prototype
UVM based configurable FSM model for System level verification of DDR5 DIMM High end Server Chipset […] Read More… from UVM based configurable FSM model for System level verification of DDR5 DIMM High end Server Chipset
Fault Campaign Framework for FuSa Verification of ISO 26262 Compliant Automotive Products […] Read More… from Fault Campaign Framework for FuSa Verification of ISO 26262 Compliant Automotive Products
Generic Solution for NoC design exploration […] Read More… from Generic Solution for NoC design exploration
IP Generators -A Better Reuse Methodology […] Read More… from IP Generators -A Better Reuse Methodology
