Novel approach for SoC pipeline latency and connectivity verification using Formal