Break the SoC with Random UVM Instruction Driver […] Read More… from Break the SoC with Random UVM Instruction Driver
Verification Strategies and Modelling for the Uninvited Guest in the System: Clock Jitter […] Read More… from Verification Strategies and Modelling for the Uninvited Guest in the System: Clock Jitter
Improving Simulation Performance at SoC/Subsystem Level Using LITE Environment Approach […] Read More… from Improving Simulation Performance at SoC/Subsystem Level Using LITE Environment Approach
Building And Modelling Reset Aware Testbench For IP Functional Verification […] Read More… from Building And Modelling Reset Aware Testbench For IP Functional Verification
Use of Message Bus Interface to Verify Lane Margining in PCIe […] Read More… from Use of Message Bus Interface to Verify Lane Margining in PCIe
Adaptive UVM AMOD Testbench for Configurable DSI IP […] Read More… from Adaptive UVM AMOD Testbench for Configurable DSI IP
SoC Verification Enablement Using HM Model […] Read More… from SoC Verification Enablement Using HM Model
Automatically Synthesizing Higher Level of Protocol Abstraction for Faster Debug and Deeper Insight Into Modern Digital Designs […] Read More… from Automatically Synthesizing Higher Level of Protocol Abstraction for Faster Debug and Deeper Insight Into Modern Digital Designs
Low Power Validation on Emulation Using Portable Stimulus Standard […] Read More… from Low Power Validation on Emulation Using Portable Stimulus Standard
Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design […] Read More… from Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design
Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap […] Read More… from Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap
Architecturally Scalable Testbench for Complex SoC […] Read More… from Architecturally Scalable Testbench for Complex SoC
Automation of Waiver and Design Collateral generation for scalable IPs […] Read More… from Automation of Waiver and Design Collateral generation for scalable IPs
Automatic Generation of Infineon Microcontroller Product Configurations […] Read More… from Automatic Generation of Infineon Microcontroller Product Configurations
Hardware Implementation of Smallscale Parameterized Neural Network Inference Engine […] Read More… from Hardware Implementation of Smallscale Parameterized Neural Network Inference Engine
Scalable Multi-Domain Multi-Variant Reset Management in Complex Verification IPs […] Read More… from Scalable Multi-Domain Multi-Variant Reset Management in Complex Verification IPs
Our Experience of Glitches at Clock Trees, CDC Paths and Reset Trees […] Read More… from Our Experience of Glitches at Clock Trees, CDC Paths and Reset Trees
Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study […] Read More… from Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study
A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation […] Read More… from A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation
Benefits of PSS Coverage at SOC and Its Limitations […] Read More… from Benefits of PSS Coverage at SOC and Its Limitations
Towards Early Validation of Firmware Using UVM Simulation Framework […] Read More… from Towards Early Validation of Firmware Using UVM Simulation Framework
Unified Test Writing Framework for Pre and Post Silicon Verification […] Read More… from Unified Test Writing Framework for Pre and Post Silicon Verification
Using Software Design Patterns in Testbench Development for a Multi-layer Protocol […] Read More… from Using Software Design Patterns in Testbench Development for a Multi-layer Protocol
DV Methodology to Model Scalable/Reusable Component to Handle IO Delays/Noise/Crosstalk in Multilane DDR PHY IF […] Read More… from DV Methodology to Model Scalable/Reusable Component to Handle IO Delays/Noise/Crosstalk in Multilane DDR PHY IF
Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs […] Read More… from Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs
Simulation Analog Fault Injection Flow for Mixed-Signal Designs […] Read More… from Simulation Analog Fault Injection Flow for Mixed-Signal Designs
Challenges of Formal Verification on Deep Learning Hardware Accelerator […] Read More… from Challenges of Formal Verification on Deep Learning Hardware Accelerator
Simulation Guided Formal Verification with “River Fishing” Techniques […] Read More… from Simulation Guided Formal Verification with “River Fishing” Techniques
Formal verification of low-power RISC-V processors […] Read More… from Formal verification of low-power RISC-V processors
Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization […] Read More… from Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization
Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration […] Read More… from Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration
Open Source Virtual Platforms for SW Prototyping on FPGA Based HW […] Read More… from Open Source Virtual Platforms for SW Prototyping on FPGA Based HW
Functional-Coverage Sampling in UVM RAL Use of 2 Obscure Methods […] Read More… from Functional-Coverage Sampling in UVM RAL Use of 2 Obscure Methods
Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling […] Read More… from Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling
Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal […] Read More… from Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal
Formal Assisted Fault Campaign for ISO26262 Certification […] Read More… from Formal Assisted Fault Campaign for ISO26262 Certification
High Frequency Response Tracking System Micro-architecture […] Read More… from High Frequency Response Tracking System Micro-architecture
Formal for Adjacencies Expanding the Scope of Formal Verification […] Read More… from Formal for Adjacencies Expanding the Scope of Formal Verification
Bringing DataPath Formal to Designers’ Footsteps […] Read More… from Bringing DataPath Formal to Designers’ Footsteps
Step-up your Register Access Verification […] Read More… from Step-up your Register Access Verification
Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design […] Read More… from Simplifying Hierarchical Low Power Designs Using Power Models in Intel Design
Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap […] Read More… from Goal Driven Stimulus Solution Get Yourself Out of the Redundancy Trap
Automation of Waiver and Design Collateral Generation on Scalable IPs […] Read More… from Automation of Waiver and Design Collateral Generation on Scalable IPs
Automatic Generation of Infineon Microcontroller Product Configurations […] Read More… from Automatic Generation of Infineon Microcontroller Product Configurations
Small Scale Parameterized Inference Engine […] Read More… from Small Scale Parameterized Inference Engine
Scalable Multi-Domain, Multi-Variant Reset Management in Verification IPs […] Read More… from Scalable Multi-Domain, Multi-Variant Reset Management in Verification IPs
Enabling Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study […] Read More… from Enabling Exhaustive Reset Verification Enablement: Client PCIE Design Reset Verification Case Study
A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation […] Read More… from A Pragmatic Approach Leveraging Portable Stimulus from Subsystem to SoC level and SoC Emulation
Benefits of PSS coverage at SOC & its limitations […] Read More… from Benefits of PSS coverage at SOC & its limitations
Towards Early Validation of Firmware Using UVM Simulation Framework […] Read More… from Towards Early Validation of Firmware Using UVM Simulation Framework
Unified Test Writing Framework for Pre and Post Silicon Verification […] Read More… from Unified Test Writing Framework for Pre and Post Silicon Verification
Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs […] Read More… from Challenges, Complexities and Advanced Verification Techniques in Stress Testing of Elastic Buffer in High Speed SERDES IPs
Simulation Analog Fault Injection Flow for Mixed-Signal Designs […] Read More… from Simulation Analog Fault Injection Flow for Mixed-Signal Designs
Challenges of Formal Verification on Deep Learning Hardware Accelerator […] Read More… from Challenges of Formal Verification on Deep Learning Hardware Accelerator
Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization […] Read More… from Profiling Virtual Prototypes: Simulation Performance Analysis & Optimization
Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration […] Read More… from Framework for Creating Performance Model of AI Algorithms for Early Architecture Exploration
Functional-Coverage Sampling in UVM RAL: Use of 2 Obscure Methods […] Read More… from Functional-Coverage Sampling in UVM RAL: Use of 2 Obscure Methods
Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling […] Read More… from Leveraging IEEE 1800.2-2017 UVM for Improved RAL Modelling
Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal […] Read More… from Assisting Fault Injection Simulations for Functional Safety Sign-off using Formal
High Frequency Response Tracking System micro-architecture […] Read More… from High Frequency Response Tracking System micro-architecture
Formal For Adjacencies Expanding the Scope of Formal Verification […] Read More… from Formal For Adjacencies Expanding the Scope of Formal Verification
Step-up your Register Access Verification […] Read More… from Step-up your Register Access Verification
Portable Stimulus Driven SystemVerilog/UVM verification environment for the verification of a high-capacity Ethernet communication bridge […] Read More… from Portable Stimulus Driven SystemVerilog/UVM verification environment for the verification of a high-capacity Ethernet communication bridge
Portable Stimulus Standard: The Promises and Pitfalls of Early Adoption […] Read More… from Portable Stimulus Standard: The Promises and Pitfalls of Early Adoption
Coherency Verification & Deadlock Detection Using Perspec/Portable Stimulus […] Read More… from Coherency Verification & Deadlock Detection Using Perspec/Portable Stimulus
Taking RNM Model to the Next Level: Power-Aware Verification of Mixed-Signal Designs […] Read More… from Taking RNM Model to the Next Level: Power-Aware Verification of Mixed-Signal Designs
UVM and UPF: an application of UPF Information Model […] Read More… from UVM and UPF: an application of UPF Information Model
Product Life Cycle of Interconnect Bus:A Portable Stimulus Methodology for Performance Modeling, Design Verification, and Post-Silicon Validation […] Read More… from Product Life Cycle of Interconnect Bus:A Portable Stimulus Methodology for Performance Modeling, Design Verification, and Post-Silicon Validation
Unleashing Portable Stimulus Productivity with a Reuse Strategy […] Read More… from Unleashing Portable Stimulus Productivity with a Reuse Strategy
Using Portable Stimulus to Verify an ARMv8 Sub-System SoC Integration […] Read More… from Using Portable Stimulus to Verify an ARMv8 Sub-System SoC Integration
FPGA-based Clock Domain Crossing Validation for Safety-Critical Designs […] Read More… from FPGA-based Clock Domain Crossing Validation for Safety-Critical Designs
Using Modal Analysis to Increase Clock Domain Crossing (CDC) Analysis Efficiency and Accuracy […] Read More… from Using Modal Analysis to Increase Clock Domain Crossing (CDC) Analysis Efficiency and Accuracy
A Systematic Take on Addressing Dynamic CDC Verification Challenges […] Read More… from A Systematic Take on Addressing Dynamic CDC Verification Challenges
Simulation Acceleration with ZeBu to Speed IP and Platform Verification […] Read More… from Simulation Acceleration with ZeBu to Speed IP and Platform Verification
How to test the whole firmware/software when the RTL can’t fit the emulator […] Read More… from How to test the whole firmware/software when the RTL can’t fit the emulator
High-Speed Interface IP Validation based on Virtual Emulation Platform […] Read More… from High-Speed Interface IP Validation based on Virtual Emulation Platform
Automation of Reusable Protocol-Agnostic Performance Analysis in UVM Environments […] Read More… from Automation of Reusable Protocol-Agnostic Performance Analysis in UVM Environments
Using Save/Restore is easy, Right?A User’s Perspective on Deploying Save/Restore […] Read More… from Using Save/Restore is easy, Right?A User’s Perspective on Deploying Save/Restore
Using Machine Learning in Register Automation and Verification […] Read More… from Using Machine Learning in Register Automation and Verification
Big Data in Verification: Making Your Engineers Smarter […] Read More… from Big Data in Verification: Making Your Engineers Smarter
Fun with UVM Sequences Coding and Debugging […] Read More… from Fun with UVM Sequences Coding and Debugging
Synchronicity: Bringing Order to the SystemVerilog/UVM Synchronizing Chaos […] Read More… from Synchronicity: Bringing Order to the SystemVerilog/UVM Synchronizing Chaos
Translating and Adapting to the “real” world: SerDesMixed Signal Verification using UVM […] Read More… from Translating and Adapting to the “real” world: SerDesMixed Signal Verification using UVM
Novel Mixed Signal Verification Methodology Using Complex UDNs […] Read More… from Novel Mixed Signal Verification Methodology Using Complex UDNs
Fully Automated Functional Coverage Closure […] Read More… from Fully Automated Functional Coverage Closure
IEEE 1800.2 UVM – Changes Useful UVM Tricks & Techniques […] Read More… from IEEE 1800.2 UVM – Changes Useful UVM Tricks & Techniques
SystemC: Focusing on High Level Synthesis and Functional Coverage for SystemC […] Read More… from SystemC: Focusing on High Level Synthesis and Functional Coverage for SystemC
Automating the formal verification sign-off flow of configurable digital IP’s […] Read More… from Automating the formal verification sign-off flow of configurable digital IP’s
A Coverage-Driven Formal Methodology for Verification Sign-off […] Read More… from A Coverage-Driven Formal Methodology for Verification Sign-off
Property-Driven Development of a RISC-V CPU […] Read More… from Property-Driven Development of a RISC-V CPU
Supply network connectivity: An imperative part in low power gate-level verification […] Read More… from Supply network connectivity: An imperative part in low power gate-level verification
Formal Bug Hunting with “River Fishing” Techniques […] Read More… from Formal Bug Hunting with “River Fishing” Techniques
Scalable, Re-usable UVM DMS AMS based Verification Methodology for Mixed-Signal SOCs […] Read More… from Scalable, Re-usable UVM DMS AMS based Verification Methodology for Mixed-Signal SOCs
Tackling the Complexity Problem in Control and Datapath Designs with Formal Verification […] Read More… from Tackling the Complexity Problem in Control and Datapath Designs with Formal Verification
Practical Applications of the Portable Testing and Stimulus Standard (PSS) […] Read More… from Practical Applications of the Portable Testing and Stimulus Standard (PSS)
Next Gen System Design and Verification for Transportation […] Read More… from Next Gen System Design and Verification for Transportation
System-Level Security Verification Starts with the Hardware Root of Trust […] Read More… from System-Level Security Verification Starts with the Hardware Root of Trust
Simulation Runtime Optimization of Constrained Random Verification using Machine Learning Algorithms […] Read More… from Simulation Runtime Optimization of Constrained Random Verification using Machine Learning Algorithms
It’s Been 24 Hours –Should I Kill My Formal Run? […] Read More… from It’s Been 24 Hours –Should I Kill My Formal Run?
Be a Sequence Pro to Avoid Bad Con Sequences […] Read More… from Be a Sequence Pro to Avoid Bad Con Sequences
Fully Hierarchical CDC Analysis Using Comprehensive CDC Meta-Database […] Read More… from Fully Hierarchical CDC Analysis Using Comprehensive CDC Meta-Database
Results Checking Strategies with Portable Stimulus […] Read More… from Results Checking Strategies with Portable Stimulus
Graphical Topology Info Structure for Constrained Random Verification in SoC/Subsystem Tests […] Read More… from Graphical Topology Info Structure for Constrained Random Verification in SoC/Subsystem Tests
System level random verification: How it should be done […] Read More… from System level random verification: How it should be done
Data-Driven Verification: Driving the next wave of productivity improvements […] Read More… from Data-Driven Verification: Driving the next wave of productivity improvements
Unified Test Writing Framework for Pre and Post Silicon Verification […] Read More… from Unified Test Writing Framework for Pre and Post Silicon Verification
Processing deliberate verification errors during regression […] Read More… from Processing deliberate verification errors during regression
Don’t Forget the Protocol! A CDC Protocol Methodology to Avoid Bugs in Silicon […] Read More… from Don’t Forget the Protocol! A CDC Protocol Methodology to Avoid Bugs in Silicon
Cadence vManager Platform and Virtuoso ADE Verifier Leading-edge technologies provide methodology for mixedsignal verification closure […] Read More… from Cadence vManager Platform and Virtuoso ADE Verifier Leading-edge technologies provide methodology for mixedsignal verification closure
Safety and Security Aware Pre-Silicon Hardware / Software Co-Development […] Read More… from Safety and Security Aware Pre-Silicon Hardware / Software Co-Development
Revitalizing Automotive Safety Hard and Soft Error Approaches […] Read More… from Revitalizing Automotive Safety Hard and Soft Error Approaches
Be a Sequence Pro to Avoid Bad Con Sequences […] Read More… from Be a Sequence Pro to Avoid Bad Con Sequences
Customizing UVM Agent Supporting Multi-Layered & TDM Protocols […] Read More… from Customizing UVM Agent Supporting Multi-Layered & TDM Protocols
A Mixed Signal System Design Methodology in SystemC AMS for Automotive Audio Power Amplifiers […] Read More… from A Mixed Signal System Design Methodology in SystemC AMS for Automotive Audio Power Amplifiers
Covering the Last Mile in SoC-Level Deadlock Verification […] Read More… from Covering the Last Mile in SoC-Level Deadlock Verification
Portable Stimuli over UVM using portable stimuli in HW verification flow […] Read More… from Portable Stimuli over UVM using portable stimuli in HW verification flow
Early Performance Verification of Embedded Inferencing Systems using open source SystemC NVIDIA MatchLib […] Read More… from Early Performance Verification of Embedded Inferencing Systems using open source SystemC NVIDIA MatchLib
Gathering Memory Hierarchy Statistics in QEMU […] Read More… from Gathering Memory Hierarchy Statistics in QEMU
Open Source Solution for RISC-V Verification […] Read More… from Open Source Solution for RISC-V Verification
Automate and Accelerate RISC-V Verification by Compositional Formal Methods […] Read More… from Automate and Accelerate RISC-V Verification by Compositional Formal Methods
5G / NR Explained From 3GPP 5G Standard Fundamentals To 5G Enabled Verticals […] Read More… from 5G / NR Explained From 3GPP 5G Standard Fundamentals To 5G Enabled Verticals
Integrating Parallel SystemC Simulationinto Simics® Virtual Platform […] Read More… from Integrating Parallel SystemC Simulationinto Simics® Virtual Platform
SystemC-to-Verilog Compiler: a productivity-focused tool for hardware design in cycle-accurate SystemC […] Read More… from SystemC-to-Verilog Compiler: a productivity-focused tool for hardware design in cycle-accurate SystemC
Pythonized SystemC A non-intrusive scripting approach […] Read More… from Pythonized SystemC A non-intrusive scripting approach
RISC-V Compliance & Verification Techniques Processor Cores and Custom Extensions […] Read More… from RISC-V Compliance & Verification Techniques Processor Cores and Custom Extensions
A Generic Approach to Handling Sideband Signals […] Read More… from A Generic Approach to Handling Sideband Signals
Generic Testbench/Portable Stimulus/Promotability […] Read More… from Generic Testbench/Portable Stimulus/Promotability
Advance your Design and Verification Flow Using IP XACT […] Read More… from Advance your Design and Verification Flow Using IP XACT
Addressing Asynchronous FIFO Verification Challenge […] Read More… from Addressing Asynchronous FIFO Verification Challenge
Agile and dynamic functional coverage using SQL on the cloud […] Read More… from Agile and dynamic functional coverage using SQL on the cloud
Transaction‐Based Testing with OSVVM and the OSVVM Model Library […] Read More… from Transaction‐Based Testing with OSVVM and the OSVVM Model Library
Applying Design Patterns to Maximize Verification Reuse at Block, Subsystem and System on Chip Level […] Read More… from Applying Design Patterns to Maximize Verification Reuse at Block, Subsystem and System on Chip Level
Results Checking Strategies with Portable Stimulus […] Read More… from Results Checking Strategies with Portable Stimulus
Building Smart SoCs Using Virtual Prototyping for the Design and SoC Integration of Deep Learning Accelerators […] Read More… from Building Smart SoCs Using Virtual Prototyping for the Design and SoC Integration of Deep Learning Accelerators
Next Gen System Design and Verification for Transportation […] Read More… from Next Gen System Design and Verification for Transportation
Leveraging hardware emulation to accelerate SoCverification in multi-physics automotive simulation environment via the Functional Mock-up Interface […] Read More… from Leveraging hardware emulation to accelerate SoCverification in multi-physics automotive simulation environment via the Functional Mock-up Interface
Developing Dynamic Resource Management System in SoCEmulation […] Read More… from Developing Dynamic Resource Management System in SoCEmulation
A Novel Performance Evaluation Methodology using Virtual Prototyping and Emulation […] Read More… from A Novel Performance Evaluation Methodology using Virtual Prototyping and Emulation
RISC-V Integrity: A Guide for Developers and Integrators […] Read More… from RISC-V Integrity: A Guide for Developers and Integrators
SysML based Architecture Definition and Platform Generation Flow […] Read More… from SysML based Architecture Definition and Platform Generation Flow
Development of Flexi Performance Analysis Platform for Multi–SoC Networking Systems […] Read More… from Development of Flexi Performance Analysis Platform for Multi–SoC Networking Systems
Unified Functional Safety Verification Platform for ISO 26262 Compliant Automotive […] Read More… from Unified Functional Safety Verification Platform for ISO 26262 Compliant Automotive
QED & Symbolic QED Pre-silicon Verification, Post-silicon Validation, Industrial Results […] Read More… from QED & Symbolic QED Pre-silicon Verification, Post-silicon Validation, Industrial Results
UVM based Hardware/Software Co-Verification of a HW Coprocessor using Host Execution Techniques […] Read More… from UVM based Hardware/Software Co-Verification of a HW Coprocessor using Host Execution Techniques
Semi-formal Reformulation of Requirements for Formal Property Verification […] Read More… from Semi-formal Reformulation of Requirements for Formal Property Verification
Retrascope: Open-Source Model Checkerfor HDL Descriptions […] Read More… from Retrascope: Open-Source Model Checkerfor HDL Descriptions
ISO 26262 Fault Analysis in Safety Mechanisms Considering the impact of residual and latent faults in hardware safety mechanisms […] Read More… from ISO 26262 Fault Analysis in Safety Mechanisms Considering the impact of residual and latent faults in hardware safety mechanisms
UVM SystemC Functional coverage & constrained randomization […] Read More… from UVM SystemC Functional coverage & constrained randomization
Overcoming Challenges in SoC RTL Verification of USB Subsystem […] Read More… from Overcoming Challenges in SoC RTL Verification of USB Subsystem
Enabling Digital Mixed-Signal Verification of Loading Effects in Power Regulation using SystemVerilog User-Defined Nettype […] Read More… from Enabling Digital Mixed-Signal Verification of Loading Effects in Power Regulation using SystemVerilog User-Defined Nettype
Emulation Testbench Optimizations for better Hardware Software Co-Validation […] Read More… from Emulation Testbench Optimizations for better Hardware Software Co-Validation
How to Create Reusable Portable Testing and Stimulus Standard (PSS) Verification IP […] Read More… from How to Create Reusable Portable Testing and Stimulus Standard (PSS) Verification IP
Utilizing Technology Implementation Data in blended hardware/software power optimization. […] Read More… from Utilizing Technology Implementation Data in blended hardware/software power optimization.
System Model – A Testbench Library Component Aided for Emulating User Interaction […] Read More… from System Model – A Testbench Library Component Aided for Emulating User Interaction
Moving beyond Assertions: An Innovative approach to Low-Power Checking using UPF Tcl Apps […] Read More… from Moving beyond Assertions: An Innovative approach to Low-Power Checking using UPF Tcl Apps
Clock Domain Crossing Verification in Transistor-level Design […] Read More… from Clock Domain Crossing Verification in Transistor-level Design
Multiplier-Adder-Converter Linear Piecewise Approximation for Low Power Graphics Applications […] Read More… from Multiplier-Adder-Converter Linear Piecewise Approximation for Low Power Graphics Applications
Verification of Accelerators in System Context […] Read More… from Verification of Accelerators in System Context
Using UPF Information Model APIs to write re-usable Low Power Testbenches and customized coverage models for Low Power […] Read More… from Using UPF Information Model APIs to write re-usable Low Power Testbenches and customized coverage models for Low Power
In pursuit of Faster Register Abstract Layer (RAL) Model […] Read More… from In pursuit of Faster Register Abstract Layer (RAL) Model
Verification Reuse for a Non-Transaction Based Design across Multiple Platforms […] Read More… from Verification Reuse for a Non-Transaction Based Design across Multiple Platforms
Conquer the Graphics Legacy: Develop the Customized UVM VIP Embedded a Cycle-based C++ Reference Model […] Read More… from Conquer the Graphics Legacy: Develop the Customized UVM VIP Embedded a Cycle-based C++ Reference Model
Timing Coverage: An Approach to Analyzing Performance Holes […] Read More… from Timing Coverage: An Approach to Analyzing Performance Holes
Interfacing Python with a Systemverilog Test Bench […] Read More… from Interfacing Python with a Systemverilog Test Bench
SystemC FMU for Verification of Advanced Driver Assistance Systems […] Read More… from SystemC FMU for Verification of Advanced Driver Assistance Systems
Dynamic Control Over UVM Register Backdoor Hierarchy […] Read More… from Dynamic Control Over UVM Register Backdoor Hierarchy
An efficient analog fault-injection flow harnessing the power of abstraction […] Read More… from An efficient analog fault-injection flow harnessing the power of abstraction
Flexible Checker: A one-stop shop for all your checkers and a methodology for elastic scoreboarding […] Read More… from Flexible Checker: A one-stop shop for all your checkers and a methodology for elastic scoreboarding
An Enhanced Stimulus and Checking Mechanism on Cache Verification […] Read More… from An Enhanced Stimulus and Checking Mechanism on Cache Verification
SystemVerilog Format of Portable Stimulus […] Read More… from SystemVerilog Format of Portable Stimulus
Efficient hierarchical low power verification of custom designs using static and dynamic techniques […] Read More… from Efficient hierarchical low power verification of custom designs using static and dynamic techniques
Supply network connectivity: An imperative part in low power gate-level verification […] Read More… from Supply network connectivity: An imperative part in low power gate-level verification
UVM and UPF: an application of UPF Information Model […] Read More… from UVM and UPF: an application of UPF Information Model
Taking Real-Value Modeling to the next level: Power-aware verification of mixed-signal designs […] Read More… from Taking Real-Value Modeling to the next level: Power-aware verification of mixed-signal designs
Formal Bug Hunting with “River Fishing” Techniques […] Read More… from Formal Bug Hunting with “River Fishing” Techniques
Coherency Verification & Deadlock Detection Using Perspec/Portable Stimulus […] Read More… from Coherency Verification & Deadlock Detection Using Perspec/Portable Stimulus
PSS: The Promises and Pitfalls of Early Adoption […] Read More… from PSS: The Promises and Pitfalls of Early Adoption
Portable Stimulus Driven SystemVerilog/UVM verification environment for the verification of a high-capacity Ethernet communication bridge […] Read More… from Portable Stimulus Driven SystemVerilog/UVM verification environment for the verification of a high-capacity Ethernet communication bridge
FPGA-based Clock Domain Crossing Validation for Safety-Critical Designs […] Read More… from FPGA-based Clock Domain Crossing Validation for Safety-Critical Designs
Unleashing Portable Stimulus Productivity with a PSS Reuse Strategy […] Read More… from Unleashing Portable Stimulus Productivity with a PSS Reuse Strategy
Results Checking Strategies with Portable Stimulus […] Read More… from Results Checking Strategies with Portable Stimulus
Product Life Cycle of an Interconnect Bus: A Portable Stimulus Methodology for Performance Modeling, Design Verification, and Post-Silicon Validation […] Read More… from Product Life Cycle of an Interconnect Bus: A Portable Stimulus Methodology for Performance Modeling, Design Verification, and Post-Silicon Validation
Test-driving PSS for System Low-Power Validation […] Read More… from Test-driving PSS for System Low-Power Validation
Yikes! Why is My SystemVerilog Still So Slooooow? […] Read More… from Yikes! Why is My SystemVerilog Still So Slooooow?
High-Speed Interface IP Validation based on Virtual Emulation Platform […] Read More… from High-Speed Interface IP Validation based on Virtual Emulation Platform
How to test the whole firmware/software when the RTL can’t fit the emulator […] Read More… from How to test the whole firmware/software when the RTL can’t fit the emulator
NVMe Development and Debug for a 16 x Multicore System […] Read More… from NVMe Development and Debug for a 16 x Multicore System
Fully Hierarchical CDC Analysis Using Comprehensive CDC Meta Database […] Read More… from Fully Hierarchical CDC Analysis Using Comprehensive CDC Meta Database
A Systematic Take on Addressing Dynamic CDC Verification Challenges […] Read More… from A Systematic Take on Addressing Dynamic CDC Verification Challenges
Using Modal Analysis to Increase Clock Domain Crossing (CDC) Analysis Efficiency and Accuracy […] Read More… from Using Modal Analysis to Increase Clock Domain Crossing (CDC) Analysis Efficiency and Accuracy
Novel Mixed Signal Verification Methodology using complex UDNs […] Read More… from Novel Mixed Signal Verification Methodology using complex UDNs
Translating and Adapting to the “real” world: SerDes Mixed Signal Verification using UVM […] Read More… from Translating and Adapting to the “real” world: SerDes Mixed Signal Verification using UVM
Synchronicity: Bringing Order to SystemVerilog/UVM Synchronizing Chaos […] Read More… from Synchronicity: Bringing Order to SystemVerilog/UVM Synchronizing Chaos
Fun with UVM Sequences – Coding and Debugging […] Read More… from Fun with UVM Sequences – Coding and Debugging
Big Data in Verification: Making Your Engineers Smarter […] Read More… from Big Data in Verification: Making Your Engineers Smarter
Simulation Runtime Optimization of Constrained Random Verification using Machine Learning Algorithms […] Read More… from Simulation Runtime Optimization of Constrained Random Verification using Machine Learning Algorithms
Using Machine Learning in Register Automation and Verification […] Read More… from Using Machine Learning in Register Automation and Verification
Using Save/Restore is Easy, Right? A User’s Perspective on Deploying Save/Restore in a Mature Verification Methodology […] Read More… from Using Save/Restore is Easy, Right? A User’s Perspective on Deploying Save/Restore in a Mature Verification Methodology
Automation of Reusable Protocol-Agnostic Performance Analysis in UVM Environments […] Read More… from Automation of Reusable Protocol-Agnostic Performance Analysis in UVM Environments
Property-Driven Development of a RISC-V CPU […] Read More… from Property-Driven Development of a RISC-V CPU
A Coverage-Driven Formal Methodology for Verification Sign-off […] Read More… from A Coverage-Driven Formal Methodology for Verification Sign-off
Automating the formal verification sign-off flow of configurable digital IP’s […] Read More… from Automating the formal verification sign-off flow of configurable digital IP’s
Graphical Topology Info Structure for Constrained Random Verification in SoC/Subsystem Tests […] Read More… from Graphical Topology Info Structure for Constrained Random Verification in SoC/Subsystem Tests
System-Level Random Verification: How it should be done […] Read More… from System-Level Random Verification: How it should be done
Fully Automated Functional Coverage Closure […] Read More… from Fully Automated Functional Coverage Closure
SCALABLE, RE-USABLE UVM DMS AMS BASED VERIFICATION METHODOLOGY FOR MIXED-SIGNAL SOCS […] Read More… from SCALABLE, RE-USABLE UVM DMS AMS BASED VERIFICATION METHODOLOGY FOR MIXED-SIGNAL SOCS
