Graphical Topology Info Structure for Constrained Random Verification in SoC/Subsystem Tests

Author(s):
Evean Qin, Richard Bell, and David Chen