FPGA-based Clock Domain Crossing Validation for Safety-Critical Designs