Low Power Verification Using Formal Technology […] Read More… from Low Power Verification Using Formal Technology
A Subjective Review on IEEE Std 1800-2023 […] Read More… from A Subjective Review on IEEE Std 1800-2023
Security Annotation for Electronic Design Integration […] Read More… from Security Annotation for Electronic Design Integration
Introducing Smart Verification Unleashing the Potential of AI Within Functional Verification […] Read More… from Introducing Smart Verification Unleashing the Potential of AI Within Functional Verification
Standardizing CDC and RDC abstract models […] Read More… from Standardizing CDC and RDC abstract models
High-Speed Emulation Framework for Performance Analysis of GenAI SoC design […] Read More… from High-Speed Emulation Framework for Performance Analysis of GenAI SoC design
Optimizing UPF Integration Efficiency through Enabling Automation with UPVM for Unified Power Verification […] Read More… from Optimizing UPF Integration Efficiency through Enabling Automation with UPVM for Unified Power Verification
Optimizing UPF Integration Efficiency through Enabling Automation with UPVM for Unified Power Verification […] Read More… from Optimizing UPF Integration Efficiency through Enabling Automation with UPVM for Unified Power Verification
Impact of a 64-bit Vedic Multiplier on Processor, Multi-Core, and DSP Performance […] Read More… from Impact of a 64-bit Vedic Multiplier on Processor, Multi-Core, and DSP Performance
Impact of a 64-bit Vedic Multiplier on Processor, Multi-Core, and DSP Performance […] Read More… from Impact of a 64-bit Vedic Multiplier on Processor, Multi-Core, and DSP Performance
Quantization Methodology using Value Range Analysis […] Read More… from Quantization Methodology using Value Range Analysis
Quantization Methodology based on Value Range Analysis […] Read More… from Quantization Methodology based on Value Range Analysis
Veryl: A New HDL as an Alternative to SystemVerilog […] Read More… from Veryl: A New HDL as an Alternative to SystemVerilog
Veryl: A New Hardware Description Language as an Alternative to SystemVerilog […] Read More… from Veryl: A New Hardware Description Language as an Alternative to SystemVerilog
Enhancing PHY Design Verification: A Tailored VIP Solution for PIPE Interface-Based Designs […] Read More… from Enhancing PHY Design Verification: A Tailored VIP Solution for PIPE Interface-Based Designs
Enhancing PHY Design Verification: A Tailored VIP Solution for PIPE Interface-Based Designs […] Read More… from Enhancing PHY Design Verification: A Tailored VIP Solution for PIPE Interface-Based Designs
Ensuring DRAM Compliance: Novel Verification Techniques for Refresh and Refresh Management in Modern Dram Architecture […] Read More… from Ensuring DRAM Compliance: Novel Verification Techniques for Refresh and Refresh Management in Modern Dram Architecture
Ensuring DRAM Compliance: Novel Verification Techniques for Refresh and Refresh Management in Modern Dram Architecture […] Read More… from Ensuring DRAM Compliance: Novel Verification Techniques for Refresh and Refresh Management in Modern Dram Architecture
Conquering UCIe 1.1 Multi-die System Verification Challenges […] Read More… from Conquering UCIe 1.1 Multi-die System Verification Challenges
New Serial NAND Flash Octal Double Data Rate Feature […] Read More… from New Serial NAND Flash Octal Double Data Rate Feature
New Serial NAND Flash Octal Double Data Rate Feature: Its Verification Challenges and Solution for the Automotive Application Space […] Read More… from New Serial NAND Flash Octal Double Data Rate Feature: Its Verification Challenges and Solution for the Automotive Application Space
Profiling and Optimization of Level 4 vECU Performance for faster ISO26262 Testing […] Read More… from Profiling and Optimization of Level 4 vECU Performance for faster ISO26262 Testing
Profiling and Optimization of Level 4 vECU Performance for faster ISO26262 Testing: A Gateway vECU Example based on QEMU and SystemC TLM […] Read More… from Profiling and Optimization of Level 4 vECU Performance for faster ISO26262 Testing: A Gateway vECU Example based on QEMU and SystemC TLM
Exploring Software-Defined Vehicles through Digital Twin Simulation with Extensible Prototyping FPGA: A Tool Perspective […] Read More… from Exploring Software-Defined Vehicles through Digital Twin Simulation with Extensible Prototyping FPGA: A Tool Perspective
Exploring Software-Defined Vehicles through Digital Twin Simulation with Extensible Prototyping FPGA: A Tool Perspective […] Read More… from Exploring Software-Defined Vehicles through Digital Twin Simulation with Extensible Prototyping FPGA: A Tool Perspective
Maximizing Verification Productivity Using UVM and Dynamic Test Loading […] Read More… from Maximizing Verification Productivity Using UVM and Dynamic Test Loading
Having Your Cake and Eating It Too: Programming UVM Sequences with C Code […] Read More… from Having Your Cake and Eating It Too: Programming UVM Sequences with C Code
Having Your Cake and Eating It Too: Programming UVM Sequences with DPI-C […] Read More… from Having Your Cake and Eating It Too: Programming UVM Sequences with DPI-C
Solving Memory Subsystem Configurations Challenge with SV-Rand and Auto-Config Flow […] Read More… from Solving Memory Subsystem Configurations Challenge with SV-Rand and Auto-Config Flow
Solving Memory Subsystem Configurations Challenge with SV-Rand and Auto-Config Flow […] Read More… from Solving Memory Subsystem Configurations Challenge with SV-Rand and Auto-Config Flow
Hardware/Software co-design and co-verification of embedded systems […] Read More… from Hardware/Software co-design and co-verification of embedded systems
Hardware/Software co-design and co-verification of embedded systems […] Read More… from Hardware/Software co-design and co-verification of embedded systems
Data integrity checker for Coherency verification […] Read More… from Data integrity checker for Coherency verification
Quality Driven Analysis of Clock Tree Network using “Accelerated Clock Reference Model Generator” […] Read More… from Quality Driven Analysis of Clock Tree Network using “Accelerated Clock Reference Model Generator”
Quality Driven Analysis of Clock Tree Network using “Accelerated Clock Reference Model Generator” […] Read More… from Quality Driven Analysis of Clock Tree Network using “Accelerated Clock Reference Model Generator”
Tutorial creating effective formal testbench […] Read More… from Tutorial creating effective formal testbench
Tutorial IP-XACT IEEE 1685 from 101 to latest info […] Read More… from Tutorial IP-XACT IEEE 1685 from 101 to latest info
Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL […] Read More… from Automatic Generation of Implementation Layer for Embedded System using PSS and SystemRDL
Addressing Shared IP Instances in a MultiCPU System Using Fabric Switch […] Read More… from Addressing Shared IP Instances in a MultiCPU System Using Fabric Switch
Addressing Shared IP Instances in a Multi-CPU System Using Fabric Switch A Comprehensive Solution […] Read More… from Addressing Shared IP Instances in a Multi-CPU System Using Fabric Switch A Comprehensive Solution
Shifting functional verification to high value HLV […] Read More… from Shifting functional verification to high value HLV
Shifting functional verification to high value HLV […] Read More… from Shifting functional verification to high value HLV
Generic High-Level Synthesis Flow from MATLAB/Simulink Model […] Read More… from Generic High-Level Synthesis Flow from MATLAB/Simulink Model
Generic High-Level Synthesis Flow from MATLAB/Simulink Model […] Read More… from Generic High-Level Synthesis Flow from MATLAB/Simulink Model
Reducing simulation life cycle time of Fault Simulations using Artificial Intelligence and Machine Learning techniques on Big dataset […] Read More… from Reducing simulation life cycle time of Fault Simulations using Artificial Intelligence and Machine Learning techniques on Big dataset
Reducing the simulation life cycle time of Fault Simulations using Artificial Intelligence and Machine Learning techniques on Big Data dataset […] Read More… from Reducing the simulation life cycle time of Fault Simulations using Artificial Intelligence and Machine Learning techniques on Big Data dataset
Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter […] Read More… from Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter
Easy Testbench Evolution Styling Sequences and Drivers […] Read More… from Easy Testbench Evolution Styling Sequences and Drivers
Easy Testbench Evolution – Styling Sequences and Drivers […] Read More… from Easy Testbench Evolution – Styling Sequences and Drivers
Integrating L1&L2 Cache for multi-Core UVM based extended Low Power Library Package […] Read More… from Integrating L1&L2 Cache for multi-Core UVM based extended Low Power Library Package
Integrating L1 & L2 Cache for multi-Core UVM-based extended Low Power Library Package […] Read More… from Integrating L1 & L2 Cache for multi-Core UVM-based extended Low Power Library Package
Architectures to tradeoff performance vs debug for software development on emulation platforms […] Read More… from Architectures to tradeoff performance vs debug for software development on emulation platforms
Architectures to Tradeoff Performance vs. Debug for Software Development on Emulation Platform […] Read More… from Architectures to Tradeoff Performance vs. Debug for Software Development on Emulation Platform
A streamlined approach to validate FP matrix multiplication with formal […] Read More… from A streamlined approach to validate FP matrix multiplication with formal
How to overcome the hurdle of customizing RISC-V with formal […] Read More… from How to overcome the hurdle of customizing RISC-V with formal
Differentiating with Custom Compute and Use Case Intro […] Read More… from Differentiating with Custom Compute and Use Case Intro
Wrong FPGA Low Power measures that people with ASIC design experience tend to fall into and the correct method paper […] Read More… from Wrong FPGA Low Power measures that people with ASIC design experience tend to fall into and the correct method paper
Wrong FPGA Low Power measures that people with ASIC design experience tend to fall into and the correct method paper […] Read More… from Wrong FPGA Low Power measures that people with ASIC design experience tend to fall into and the correct method paper
Utilization of RNM to confirm specification consistency between digital analog […] Read More… from Utilization of RNM to confirm specification consistency between digital analog
Register Modeling – Exploring Fields, Registers and Address Maps […] Read More… from Register Modeling – Exploring Fields, Registers and Address Maps
Register Modeling – Exploring Fields, Registers and Address Maps […] Read More… from Register Modeling – Exploring Fields, Registers and Address Maps
Raising the level of Formal Signoff with End-to-End Checking Methodology […] Read More… from Raising the level of Formal Signoff with End-to-End Checking Methodology
Raising the level of Formal Signoff with End-to-End Checking Methodology […] Read More… from Raising the level of Formal Signoff with End-to-End Checking Methodology
PSS action sequence modeling using Machine Learning […] Read More… from PSS action sequence modeling using Machine Learning
Machine Learning-based Smart Assessment of User Floorplan Quality without running Place & Route […] Read More… from Machine Learning-based Smart Assessment of User Floorplan Quality without running Place & Route
IEEE2804 SHIM: Software-Hardware Interface for Multi-Many-Core […] Read More… from IEEE2804 SHIM: Software-Hardware Interface for Multi-Many-Core
Functional safety architecture that suppresses increases in circuit size and power consumption in ISO26262 compliant LSI development slides […] Read More… from Functional safety architecture that suppresses increases in circuit size and power consumption in ISO26262 compliant LSI development slides
Fast Congestion Planning and Floorplan QoR Assessment […] Read More… from Fast Congestion Planning and Floorplan QoR Assessment
Compact AI accelerator for embedded applications […] Read More… from Compact AI accelerator for embedded applications
Accellera PSS being adopted in real projects Tutorial […] Read More… from Accellera PSS being adopted in real projects Tutorial
