Yikes! Why is My SystemVerilog Testbench So Slooooow?

Author(s):
Frank Kampf