SystemVerilog Assertion Linting: Closing Potentially Critical Verification Holes

Author(s):
Laurence S. Bisht, Dmitry Korchemny, and Erik Seligman