Mixed Signal Verification of a Voltage Regulator using a State Space Approach and the SV-DC extensions

Author(s):
Rajat Mitra
Location:
United States
Year:
2016
Type:
Paper
Format:
pdf