Keeping Up with Chip — the Proposed SystemVerilog 2012 Standard Makes Verifying Ever-increasing Design Complexity More Efficient

Author(s):
Stuart Sutherland
Location:
United States
Year:
2012
Type:
Presentation
Format:
pdf