

February 28 – March 1, 2012

Keeping Up with Chip — the Proposed SystemVerilog 2012 Standard Makes Verifying Ever-increasing Design Complexity More Efficient

Training Engineers to be SystemVerilog w www.sutherland-hdl.com

Sutherland



What We Will Discuss...

- A brief history of the evolution of Verilog and SystemVerilog
 - And why we need a 2012 version...
- Status of the proposed SystemVerilog-2012 standard
 - What has been done
 - When it will be available
- Overview of major new features
 - There's a lot!
- Wrap-up and Q&A
 - Please jot down your questions and save them for Q&A at the end





A Brief History Lesson...

- Verilog (IEEE standard 1364)
 - Began in 1983 as a proprietary language
 - Opened to the public in 1992



- Became an IEEE standard in 1995 (updated in 2001 and 2005)
- Between 1983 and 2005 design sizes increased dramatically!
- SystemVerilog (IEEE standard 1800)
 - Originally intended to be the 2005 update to Verilog
 - Contains hundreds of enhancements and extensions to Verilog
 - Published in 2005 as a separate document
 - Officially superseded Verilog in 2009

For a summary of new features added in SV-2009, see the DAC-2009 2-part presentation by Stuart Sutherland and Cliff Cummings (available at www.sutherland-hdl.com and www.sunburst-design.com)



Mile High View of SystemVerilog-2012



- Design size and complexity continues to grow
 - And grow and grow...
- SystemVerilog is keeping pace
 - IEEE began work on SV-2012 as soon as SV-2009 was complete
 - Work on specifying SV-2012 was finished in January 2012
 - IEEE balloting process began mid February 2012
- In a nut shell...
 - 31 new features added to the language
 - 60 clarifications to existing language features
 - 71 corrections (typos, English grammar, punctuation, etc.)
 - Dozens of minor editorial corrections (font usage, punctuation)

The focus of this paper is on the 31 new language features, and how those features can help make writing complex verification testbenches simpler or more efficient




Typed new() Constructors



Before...

- The object handle type and the new() type must be identical
- To create a child object and assign to a parent handle took 3 steps



SystemVerilog-2012

The call to new() can be "typed" using its class name

base trans t base = reset trans::new;


- The return must be assigned to a handle of the same class type or a parent/grandparent of that type
 Fewer lines of code
 - Self-documenting code
 - Less risk of obscure errors



Nonblocking Assignments to Class Properties



- Before...
 - Class properties could not be assigned using nonblocking assigns
 - Nonblocking assignments are useful in verification code
 - Can prevent race conditions between the testbench and the DUT
- SystemVerilog-2012
 - Removes the restriction about using nonblocking assignments
 - Allows verification engineers to take full advantage of SystemVerilog's event scheduling rules



Multiple Inheritance This is BIG!

Design & Verification Conference & Exhibition



Before...

- A class could only be extended from a single parent
 - Can require a more awkward, difficult to re-use coding style
- SystemVerilog-2012

ways this new feature might be

useful for a UVM testbench

- Allows a child class to inherit from more than one parent class
- Uses Java-like interface classes to handle multiple inheritance
- An "interface" class can contain:
 Parameter constants
 User-defined types (typedefs)
 Pure virtual method prototypes
 A regular class can "implement" one or more interface classes

 Interface class Get; pure virtual function int get(); endclass
 Inherit prototypes from multiple parents
 Class Fifo implements Put, Get;

... // implementations of inherited methods endclass

Design & Verification Conference & Exhibition

Mantis 2987

8 of 24

Soft Constraints





This is also a big enhancement!


- All randomization constraints were "hard" constraints
 - An error results if a constraint conflicts with another constraint

Example:

- A transaction class has constraints, but a specific test requires a different constraint
 - An error will occur if the specific constraint conflicts with the built-in constraint
- The verification engineer writing the test must write extra code to avoid potential conflicts

SystemVerilog-2012

- Constraints can be specified as "soft"
 - Ignored if conflicts with another constraint





Uniqueness Constraints



Before...

There was no simple way to specify constraints so that several variables — or all the members of an array — had different random values and none had the same value

SystemVerilog-2012

Adds a uniqueness constraint that where all variables in a list or an array receive unique values

```
class Transaction;
rand int a, b, c;
rand byte data_array[16];
constraint c1 { unique {a,b,c}; }
constraint c2 { unique {data_array}; }
endclass
```

Constraint c1 ensures that, when random values are generated, the values of a, b and c will be different

Constraint c2 ensures that when random values are generated, every element of data_array will have a different value

Parameterized Methods / Parameterized Types




Mantis 696

Mantis 1504

- Before... Strictly speaking, these are "clarifications" in the standard, not new features
 - Module and class parameters could be redefined for each instance
 - Task/function instances could not have different parameter values
 - Required writing many versions of the same task or function

SystemVerilog-2012

Allows static class methods to be "specialized" with unique parameter values each time the method is used





Explicit Untyped Arguments In let Macros




Before...

- Any untyped formal arguments in let macros had to be listed first
 - Not consistent with the syntax of property and sequence definitions

SystemVerilog-2012

- A let formal argument in any position can be specified as untyped
 - Consistent syntax with property and sequence definitions





Mantis 2901

Mantis 2929

Var Type() in For-Loops / Ref Args with Dynamic Arrays


Before...

- The data type of a for-loop iterator had to be hard-coded
- SystemVerilog-2012
 - The type() function can be used to declare the iterator variable

<pre>paramenter SIZE=64;</pre>	 If SIZE is not redefined, i will be
logic [SIZE-1:0] a, b;	declared as a logic [128:0] type
<pre>for (var type({a,b}) i; i<=255; i++)</pre>	 If SIZE is redefined, variable i will adjust accordingly

Before...

- A task/function ref argument could only point to fixed-sized arrays
- SystemVerilog-2012
 - Adds ability for ref arguments to point to dynamically-sized arrays



\$countbits System Function / `begin_keywords 1800-2012

- Before...
 - The \$countones function returned the number of bits set to 1
 - There was no easy way to count the number of bits set to 0, X or Z

\$countbits (data, 'x, 'z));

Mantis 2476

Mantis 3750

- SystemVerilog-2012
 - Adds a \$countbits function that returns the number of bits set to a list of values [\$error("data has %0d bits with X or Z",

Before...

- The words implements, interconnect, nettype, and soft had no special meaning in the language
- SystemVerilog-2012
 - Reserves these four words as keywords
 - Adds an 1800-2012 argument to the `begin_keywords directive

Existing code that uses any of these new keywords should specify `begin_keywords 1800-2009

User-Defined Net Types / Typeless Netlists

These new features are important for mixed signal





- Engineers could only create user-defined types based on variables
- SystemVerilog-2012
 - Adds ability to create user-defined net types based on net types
 - Can define custom nets for 2-state and floating point values
 - Can define custom resolution functions for multi-driver logic
- Before...

Before...

- Netlists had to be hardcoded to only use specific net types
- SystemVerilog-2012
 - Adds a generic net that infers its type from lower-level connections
 - Enables using configurations to select design versions (e.g. digital or analog versions of a module) without modifying the netlist

Coverpoint Variables / bins...with() Construct / Coverage Functions

Before...



enhancements can help improve run-

are evenly divisible by 16

("item" is a variable that is built into bins...with())

15 of 24

These 3

- Coverpoint labels could not be used in expression performance!
- Coverage expressions could not call functions
- Coverage bins could not easily exclude specific values

What's New in SystemVerilog-2012 – ©2012 Stuart Sutherland – Sutherland HDL, Inc. – www.sutherland-hdl.com

- SystemVerilog-2012
 - Coverpoint labels are variables that can be used in expressions
 - Coverage expressions can call functions (eliminates duplicate code used by multiple coverpoints)
 - A bins...with() construct can be used to exclude values in a bin that would not be of interest in a test
 mod16 only tracks values that


```
a: coverpoint data {
    bins mod16[] = {[0:255]} with (item % 16 == 0);
}
```



Assertion Data Types / Sampled Value Data Types


Before...

- Assertions were limited to testing simple, integral values
- SystemVerilog-2012
 - Assertions can now test real (floating point) values and dynamic arrays (such as strings and queues) and static class properties



Before...

- Value sampling functions, such as \$sample() were limited to testing simple, integral values
- SystemVerilog-2012
 - Value sampling functions can now test real values and dynamic arrays (e.g.: strings and queues) and static class properties





Global Clock Resolution



Before...

- There could only be a single global clock definition, which encompassed the entire design
 - Made it difficult to verify designs with multiple clock domains
- SystemVerilog-2012
 - Each hierarchy scope can have a different global clock
 - Applies to all sub-scopes until a new global clock is defined

```
module master (...);
...
global clocking @(posedge m_clock);
endclocking
...
property @($global_clock)
...
endproperty
endmodule
module slave (...);
...
global clocking @(posedge s_clock);
endclocking
...
property @($global_clock)
...
endmodule
```

NOTE: This enhancement is not backward compatible with SystemVerilog-2009

Mantis 2412

Inferred Clocks in Sequences / **Sequence Method Expressions**

Mantis 3191

- Before...
 - An assertion sequence only infers a clock when used in a property
- SystemVerilog-2012
 - Sequences can infer a clock in other contexts
- Before...
 - The triggered and matched sequence methods could only be used on instances of a sequence
- SystemVerilog-2012
 - Sequence methods can also be used with a sequence expression

```
checker check mutex(input sequence s1,
                 input cond,
                 event clk=$inferred clock);
 default clocking cb @clk; endclocking
 Not allowed in SV-2009
 al: assert property (cond |=> r);
endchecker
```



Final Deferred Immediate Assertions




Before...

- Immediate assertions can have glitches within a moment in time
- SystemVerilog-2009's deferred immediate assertions reduce the risk of glitches but do not eliminate them

always comb	Deferred Immediate Assertion	Processed in the Reactive
A2: assert #0 (!\$isunknown state) else begi		event region
err_cnt++; \$error("ba		Can execute any type of programming statements
end		programming statements

SystemVerilog-2012

Adds final deferred immediate assertions that eliminate all glitches



What's New in SystemVerilog-2012 – ©2012 Stuart Sutherland – Sutherland HDL, Inc. – www.sutherland-hdl.com 19 of 24



Fine-grained Assertion Control



Before...

- Could only control assertions with a medium level of granularity using \$assertkill, \$assertoff, and \$asserton system tasks
 - Could specify a specific assertion or a specific hierarchy scope
 - Could <u>not</u> distinguish assert, assume, cover, expect assertions
 - Could <u>not</u> distinguish concurrent vs. immediate assertions
 - Could <u>not</u> lock out specific assertions from global controls

SystemVerilog-2012

Adds a new \$assertcontrol system task that provides the fine level of control granularity not possible before

```
enum { LOCK=1, UNLOCK=2, ON=3, OFF=4, KILL=5,
        CONCURRENT=1, IMMEDIATE=2, D_IMMEDIATE=12,
        EXPECT=16, ASSERT=1, COVER=2, ASSUME=4
} controls;
$assertcontrol(OFF, CONCURRENT, COVER ASSUME, 0);
```

Checker Output Arguments / More Checker Programming



- A checker could instantiate other checkers, but checkers could only have input arguments
 - Limited ability to build up complex checkers from other checkers

Mantis 2093

Mantis 3033

- SystemVerilog-2012
 - Checkers can have output arguments, similar to tasks or modules

Before...

Checkers supported a very limited set of programming statements

SystemVerilog-2012

Checkers now support:


	always_comb, always_latch, always_ffBlocking assignments		Immediate assertions Task calls
•	 Conditional statements 		let declarations
	 Looping statements 		Continuous assignment of checker variables
Ч	NOTE: This enhancement is not backward compatible with SV-2009 (always within let now illegal)		

What's New in SystemVerilog-2012 – ©2012 Stuart Sutherland – Sutherland HDL, Inc. – www.sutherland-hdl.com 21 of 24



VPI Enhancements





Before...

The SystemVerilog Verification Procedural Interface (VPI) supported constructs in the SystemVerilog-2009 standard

SystemVerilog-2012

- The VPI was enhanced to support the new features added in SystemVerilog-2012
 - VPI support for soft constraints
 - VPI access added to the built-in process class
 - VPI transition to typespecs added to named events
 - VPI join type property added to the Scope diagram
- Many other minor enhancements and clarifications were made to the SystemVeriog-2012 VPI



Summary –

SystemVerilog-2012 adds 31 New Features

- OOP enhancements
 - Typed new() constructors
 - Nonblocking assignments
 - Multiple inheritance
- Constrained random enhancements
 - Soft constraints
 - Uniqueness constraints
- Programming enhancements
 - Parameterized tasks and functions
 - Parameterized user-defined types
 - Untyped arguments in let constructs
 - var type() in for-loops
 - ref arguments with dynamic arrays
 - \$countbits system function
 - begin_keywords 1800-2012
- Mixed-signal enhancements
 - User-defined net types
 - Typeless netlist connections

- Coverage enhancements
 - Coverpoint variables
 - bins...with() expressions
 - Coverage functions
- Assertion enhancements
 - More assertion data types
 - More sampled value data types
 - Testing static class properties
 - Global clock redefined
 - Inferred clocks in sequences
 - Sequence method expressions
 - Final deferred immediate assertions
 - Fine-grained assertion control
- Checker enhancements
 - Checker Output Arguments
 - More Checker Programming
- VPI enhancements
 - 4+ extensions to support new features

SystemVerilog-2012 is in the process of being approved by the IEEE
 EDA vendors are already implementing these new features!

What's New in SystemVerilog-2012 – ©2012 Stuart Sutherland – Sutherland HDL, Inc. – www.sutherland-hdl.com 23 of 24





Sutherland HDL, Inc. provides SystemVerilog training

- ✓ SystemVerilog for Design and Synthesis
- ✓ SystemVerilog for Verification
- ✓ SystemVerilog Assertions
- ✓ SystemVerilog UVM
- All training workshops are available on-site and as online eTutoredTM training

Sutherland HDL helps engineers become true SystemVerilog wizards!

visit www.sutherland-hdl.com for workshop descriptions



About the Authors

Stuart Sutherland

- Has been using Verilog since 1988
- Involved in IEEE Verilog/SystemVerilog standards since inception
- Technical editor of every generation of Verilog and SystemVerilog Language Reference Manuals
- Author of books on Verilog, SystemVerilog and Verilog PLI

Tom Fitzpatrick

- Verification Technologist at Mentor Graphics Corp
- 20+ of design and verification experience
- Involved in the standardization of SystemVerilog
- One of the original designers of AVM and OVM
- Editor of Verification Horizons, a quarterly newsletter
- Published articles and papers about verification methodologies



