Advantages of using UVM/System Verilog IEEE standards to Verify Complex Probabilistic Constellation Shaping Design for a Coherent DSP ASIC.

Author(s):
Nipun Bhatt
Location:
United States
Year:
2020
Type:
Poster
Format:
pdf