infinera®

INTRODUCTION

Superior optical network system performance of the 800G can be achieved using advanced Probabilistic Constellation Shaping(PCS) algorithms and design techniques. Verification of Probabilistic constellation shaping design is very critical to get the desired system performance where verification methodology plays a vital role.

System Verilog[SV] and UVM provide various mechanisms to re-use the verification components -Configuration classes, SV-Interfaces, SV-DPI, UVM Sequences, UVM Agents, UVM TLM Interfaces and many more. The objective is to demonstrate the effective use of these features in creating an environment which mimics the design hierarchy. Furthermore, the reusability of verification environments (from module level to sub2chip level, to sub-chip level, to full chip level testbench) has also been touched upon. The effectiveness of the testing mechanism to verify a complex Probabilistic Constellation Shaping [PCS] Algorithm in a high-performance Coherent DSP ASIC and the key advantages over traditional verification methodologies have also been highlighted.

DESIGN COMPLEXITY

High-performance Coherent DSPs are powered by complex algorithms, one of which is a Probabilistic Constellation Shaping Encoding and Decoding algorithm(Data Distribution Layer). A very high-level optical transceiver data path is showed in *Figure 1*. It shows how the functional layers are divided into different categories.

PCS feature highlights

- Subcarrier level bandwidth distribution.
- Configuration based scheduling of client traffic.
- Symbol level Encoding and Decoding(zero-tolerance Decoding algorithm)
- Parallel processing using several Encoder and Decoder. Throughput and longer codewords drive parallel processing.
- Importance of latency to recreate the subcarrier level traffic.
- Interleave and deinterleave functions and the symbol level communication with Encoder and Decoder blocks to form the boundaries.



TRADITIONAL VERIFICATION METHODOLOGY AND DRAWBACKS

DSP models are written and verified in MATLAB and can be converted to C-models that can be used for verification. Using C-models to verify algorithm-specific RTL design is very popular due to the ease with which C-model can be integrated into the System Verilog testbench using DPI import and deployed for targeted block-level testing, making it an ideal solution. Functions are implemented in C and given import declaration in the System Verilog module (*Figure 2*). However, simplicity comes at the cost of scalability and reusability.

The shortcomings are as follows.

- 1. Simple System Verilog module with DPI import can verify the module level design but is not very flexible to be integrated at a higher level of testbench hierarchy compared to UVM agent/environment integration.
- 2. They are not very effective when parallel processing is a requirement. Especially with multiple instances of algorithm-specific blocks with each block working on a different configuration(Encoder and Decoder slice instances Figure 5 and Figure 6). The test is overloaded with managing configurations of multiple SV modules and the instance hierarchy to program the C-models compared to the efficient config_db approach.
- System Verilog module with DPI import is highly inefficient when communicating with upper or lower-level environment components compared to TLM ports which provide great flexibility modeling layered protocol.

One can make the argument about having an end to end C model instead of using SV and UVM based methodology and fix all the issues highlighted above but, that too has its limitations.

- 4. Configuration intensive design with a constraint random verification is not possible using only end-to-end C-models.
- 5. An end-to-end C-model approach is inefficient for self-checking tests. They cannot provide flexible debugging hooks.
- 6. The effort and work we put in at module level are not scalable and reusable without more toil at a higher level which has timeline or resource implications.

Golden .cpp DUT	[module_dpi_tb		
SV - Module DPI		Golden .cpp SV - Module DPI	DUT	

Advantages of using UVM/System Verilog IEEE standards to Verify Complex Probabilistic Constellation **Shaping Design for a Coherent DSP ASIC.** Nipun Bhatt Infinera Corporation 140 Caspian Court, Sunnyvale, CA 94089 Phone: 408-543-7485 Email: nbhatt@infinera.com

DETAILED DESCRIPTION OF VERIFICATION INFRASTRUC	CTURE DE
The development effort was focused around four building blocks: pillars of the PCS envi	ronment PC
which mimics the design implementation and hierarchy[3].	an
1. Scheduler Agent (<i>Algorithm is implemented as a reference model</i>)	clo
2. Slice level Encoder Agent (<i>Algorithm is implemented in C-model</i>)	COI
3. Slice level Decoder Agent (<i>Algorithm is implemented in C-model</i>)	SU
4. Interleave/De-interleave Agent (Algorithm is implemented as a reference mod	el)
Algorithm specific data integrity for Encoder and Decoder is maintained at slice level UVM	0u A agents
by integrated system-level C-models using DPI import on the driving and monitoring paths	s. There
are several instances of Encoder and Decoder slice level Agents as part of PCS sub2chip	o (<i>Figure</i> international inte
5 and <i>Figure</i> 6), receive sub-chip and full-chip environment. The number of PCS in increases manifold as we go up the testbench hierarchy.	istances po
PCS Encoder and Decoder slice level testbench were developed to verify bit rates, as	high as
800Gbps for a few supported Giga baud rates. Configuration class accepts the high-lev	ref vel user-
programmable <i>configurations</i>	ua pe
1. Bit rate and	pa
2. Baud rate	De
3. Datatype	
It derives all the other low-level configuration needed to configure the C-model and RT	L in PS Or
Encoder and Decoder Slice. It is very critical to have each slice work independently	<i>y on its</i> inte
configuration to support the subcarrier level bandwidth distribution requirement.	ma
	WN
The scheduling algorithm is implemented in System Verilog reference model and integrate part of Scheduler UVM Agent (<i>Figure 3</i>) to create a predictor model. A key feature	ted as a
Scheduler Agent is to distribute and recreate the data using subcarrier level ba	Indwidth
requirements.	
On the transmit path (Figure 5), it distributes subcarrier level data to many PCS Encode	er slices
periodically so that they can work in parallel on the longer codewords. On the receive path	i (<i>Figure</i>
bandwidth requirements and creates the original client data. Incoming data to the reference	
is stored in "queue" data structures, which continuously builds and shrinks in size on both	receive
and transmit directions.	

ps_scheduler_sequence	ps_scheduler_agent	
ps_scheduler_sequencer	ps_scheduler_ref_model	Sign buffer queue
ps_cnfg	ps_cnfg ps_slice_cnfg	ip/op queue slice-1
	ip/op queue	ip/op queue slice-N
ps_scheduler_driver	ps_scheduler_intf_monitor	
pscnfg		

Figure 3: PCS Scheduler Agent

De-interleave(or interleave) UVM Agent (*Figure 4*) uses the design configuration, to achieve the layered testbench structure which mirrors the design hierarchy. The main function is implemented as a reference model working on the design configuration. Interleave/De-interleave Agent communicates to several slice level Agents.

On the transmit path, De-interleave Agent performs interleaving on the Encoded data coming out of several PCS Encoder slices and creates the boundary. Interleaved data is stored in such a way that I (In-phase) and Q (Quadrature) bits remain together when the symbols are recovered. Each constellation point is represented with the number of bits depending on the type of modulation. The bits which belong to different constellation points are put together by PCS interleave block.

On the Receive path, the main function of the De-interleave Agent is to validate the markers and start de-interleaving the bits to distribute through Decoder slice level Agents. With FEC in the datapath, we have considered that the data going through the Decoder slices is error-free and the generated I (in-phase) and Q (Quadrature) bits are recovered together for the decoding algorithm to work. Like in the scheduler Agent, the data is stored in the "queue" structures which periodically builds and shrinks in size.

The order of the bits is very important to recreate the client data. Heavy use of configurations, virtual interfaces, and transaction-level modeling helped achieve effective communication between the UVM Agents and seamless data-path monitoring.

ps_deintlv_sequence	ps_deintlv_agent
ps_deintlv_sequencer	Sign buffer queue ps_intlvdeintlv_ref_model
ps_cnfg	ip/op queue ps_cnfg ip/op queue ip/op queue slice-N ip/op queue
ps_deintlv_driver ps_cnfg VIF	ps_deintlv_intf_monitor

Figure 4: PCS De-interleave Agent

TAILED DESCRIPTION OF VERIFICATION INFRASTRUCTURE

CS sub2chip level environment integrated one instance of Scheduler Agent, several Encoder nd Decoder slice Agents, and one instance of De-interleave Agent (Figure 5 and Figure 6). A oser look at both test-benches gives clarity on the emphasis of the component reuse. No omponent is designed for any specific environment or path. UVM TLM interface provides key pport in communication between the components in both transmit and receive direction for vered UVM environments.

ur unique approach of integrating complete transmit predictor UVM components as part of the ceive path Deinterleave sequence would not be possible without UVM/System Verilog based vironments. Due to the reference model implementation in both Scheduler and Deinterleave (or erleave) agents. It is very convenient to mimic the complete transmit hierarchy using UVM TLM

the connect phase, Deinterleave (or interleave) sequencer is connected to the scheduler ference model to distribute the payload data to multiple PCS Encoder slice monitors. Encoded ata is transferred from various slices to the Deinterleave (or interleave) reference model where it erforms the interleaving function and makes the data available in the Interleave Queue which is rt of the Deinterleave sequencer. Data from the sequencer queue is eventually used by einterleave (or interleave) driver to pull the data from the sequencer and drive on the interface.

n the monitoring path, Deinterleave (or interleave) agent is used to collect the data from the erface and deinterleave the data using the reference model. Deinterleaved data is distributed to any decoder slice monitors where it goes through the C-models to produce the decoded output, nich is sent back scheduler agent to recreate the client data.



sche_if #enc_slice_if deintlv_if DUT processor_if clk_if enc_tb



Figure 6: Receive PCS sub2chip

DETAILED DESCRIPTION OF ADVANTAGES

The advantages are as follows.

- 1. Major Advantage is the *reusability* of the UVM/System Verilog based verification infrastructure. UVM Agents and Environments are reused from module level to sub2chip level, to sub-chip level, to full-chip level verification. Additionally, reuse of all the UVM components on the transmit side and receive side of the testbench using the environment configurations (*Table 1*).
- 2. PCS Algorithm standpoint the key is the codeword, especially how long the codeword is [4]. The common configuration gives us *flexibility* on both Encoder and Decoder slice level Agents to have a variety of configurations on various slices in use and parallel data processing. Few higher-level configurations generate all the lower-level configurations parameters needed for design and C models.
- 3. Using UVM set/get config_db() mechanism all the components were programed correctly with a high level of flexibility which is one of the major advantages over traditional verification methodology. For full-chip level verification, all the configurations are used by overwriting inline constraints.

4.
5.
6.
7.
8.
9.
10.
11.
12.

UVM Components	Module Level	Sub2chip level	Sub-chip level	Full-chip level	Receive / Transmit
Configurations	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Monitors	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Sequences	\checkmark	\checkmark	\checkmark	\checkmark	
Adaptive Sequences		\checkmark	\checkmark	\checkmark	
Scoreboards	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Agent on receive and transmit	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Environments		\checkmark	\checkmark	\checkmark	

Having C-models integrated into part of the slice Agent eliminated any symbol level encoding and decoding issues on the monitoring path. Virtual Interfaces helped us achieve the effective integration of monitors at each level of the testbench hierarchy.

Implementing a reusable UVM/System Verilog based testbench environment helped achieve the verification goals on time. Contribution towards the sub2chip level verification efforts can be evaluated by measuring the reuse of test stimulus on both receive and transmit direction. It has immensely helped to verify configuration heavy design block like PCS. Leveraging the environment components, we could exercise the system level scenarios at the full-chip level without changing any sub-chip level environment code. It has aided to close the coverage with almost 100% coverage goals. In a nutshell, reusable environment components validated bit-level integrity in both transmit and receive directions for the PCS sub2chip and at full-chip level. Performance and Error recovery were the other two critical test scenarios effectively verified.

Language 16/152,349, 2019

find Infinera®

DETAILED DESCRIPTION OF ADVANTAGES

To make use of *Transaction Level Modeling*, the interface monitor is decoupled from the protocol monitor which helped us integrate protocol monitors in the layered environments where data is processed through the C-models to generate the expected output. In the module level environment, monitors prepare the expected transaction for scoreboard compare while in sub2chip or chip-level environments it creates the transaction for the higher layer use.

Reuse of all the extended test sequences and tests. only one unique sequence is needed for Encoder and Decoder slice level data and sub2chip verification.

Test structured is very much simplified to have all the script generated directed tests based on the baud rate and bit rate requirements and shared between Encoder and Decoder slice level and sub2chip level testing.

Integration of complete transmit environment hierarchy as part of the receive test sequence. We could leverage *automated data checking* at the boundary of each agent.

Another major advantage during the debugging, transaction-level Encoder and Decoder output data is always available to get compared by enabling scoreboards tied at the boundaries of Encoder and Decoder slice level agents. In a nutshell, all the debugging hooks available at the component level are used as-is. This accelerates the whole datapath bring up effort.

Functional coverage on configuration and scenarios were also very simplified with UVM/System Verilog based environment.

Environment developed for PCS sub2chip in both transmit and receive directions are completely reused on both receive and transmit sub-chip level testbench.

Latency measurement is simplified by porting monitors at the interface to measure the time taken for any transaction from a given source to destination path at all the level of testbench hierarchy.

Seamless integration of multiple instances is only possible due to our selection of UVM/System Verilog based methodology.

Table 1: Reuse of UVM Objects, Components and Sequences

SUMMARY

Traditionally, DSP algorithms are verified using MATLAB models and C-models. Our decision to verify the complex design blocks using the UVM/System Verilog IEEE standards capabilities helped us reuse all the UVM Environments, Agents, Configurations, Virtual Interfaces and Sequences at multiple level of verification hierarchy. We created a common configuration class following constraint random methodologies, which was shared between Encoder and Decoder slice level environment. In like manner, a common configuration was used at the sub2chip level for receive and transmit path. We created only one unique base sequence for each PCS sub2chip on transmit and receive direction and all the extended tests were reused between PCS Encoder and Decoder sub2chip verification.

REFERENCES

[1] 1800.2-2017 - IEEE Standard for Universal Verification Methodology Language Reference Manual [2] 1800-2017 - IEEE Standard for System Verilog--Unified Hardware Design, Specification, and Verification

[3] Infinera Proprietary Algorithms – M Torbatian, D Chan, HH Sun, S Thomson, KT Wu - US Patent App.

[4] www.infinera.com/blog/long-codewords-the-secret-to-successful-probabilistic-constellation-shaping [5] www.infinera.com/white-paper/The-Ultimate-Guide-to-Nyquist-Subcarriers