Addressing the verification challenge of SERDES-based FPGAs: The performance/accuracy/efficiency trade-off