Automated Specification Driven Verification by Generation of SystemVerilog Assertions

Author(s):
Ferdinando Pace