UVM-SystemC based hardware in the loop simulations for accelerated Co-Verification

Author(s):
Paul Ehrlich, Thang Nguyen, and Thilo Vörtler
Location:
Europe
Year:
2014
Type:
Paper
Format:
pdf