Towards a Hybrid Verification Environment for Signal Processing SoCs