The Problems with Lack of Multiple Inheritance in SystemVerilog and a Solution