Tackling Register Aliasing Verification Challenges in Complex ASIC Design