New Challenges in Verification of Mixed-Signal IP and SoC Design