Modelling Finite-State Machines in the Verification Environment using Software Design Patterns