Modeling Memory Coherency for concurrent/parallel accesses