Integration of HDL Logic inside SystemVerilog UVM based Verification IP

Author(s):
Aleksandra Panajotu