Extending the RISC-V Verification Interface for Debug Module Co-Simulation

Author(s):
Lee Moore, Aimee Sutton, Michael Chan, Ravi Shethwala, Richa Singhal