Experience of using Formal Verification for a Complex Memory Subsystem Design

Author(s):
Sujeet Kumar,Vandana Goel,Hrushikesh Vaidya, and Ronak Sarikhada