Design Patterns by Example for SystemVerilog Verification Environments Enabled by SystemVerilog 1800-2012