Applying Design Patterns to Maximize Verification Reuse at Block, Subsystem and System on Chip Level Author(s): Paul Kaunds, Revati Bothe and Jesvin Johnson Download
