Applying Design Patterns to Maximize Verification Reuse at Block, Subsystem and System on Chip Level