Addressing Renewed Gate Level Simulation Needs for 10nm-28nm and Below Author(s): Gagandeep Singh Year: 2016 Download