Accelerating Device Sign-off through a Unified Environment for Design Verification, Silicon Validation, and ATE with PSS

Maximilian Suckert, Sergey Khaikin, Arjun Ashok Vazhayil, Nandeep Devendra, Abhijeet Samudra, Klaus-Dieter Hilliges, Moshik Rubin