A Unified Testbench Architecture Solution for Verifying Variants of the PLL IP Author(s): Deepa Ananthanarayanan and Malathi Chikkanna Location: United States Year: 2015 Type: Paper Download