Modeling Memory Coherency During Concurrent/Simultaneous Accesses