A Unified Testbench Architecture Solution for Verifying Variants of A PLL IP

Author(s):
Deepa Ananthanarayanan and Malathi Chikkanna
Location:
United States
Year:
2015
Type:
Presentation
Format:
pdf