A Unified Testbench Architecture Solution for Verifying Variants of the PLL IP Author(s): Deepa Ananthanarayanan and Malathi Chikkanna Download
