Enabling Digital Mixed-Signal Verification of Loading Effects in Power Regulation using SystemVerilog User-Defined Nettype

Author(s):
Alvaro Caicedo and Sebastian Fritz
Location:
Europe
Year:
2018
Type:
Presentation
Format:
pdf