System Verilog Assertions Verification

Author(s):
Ionuț Ciocîrlan and Andra Radu