Modeling Memory Coherency for Concurrent/Parallel Accesses