Method for early performance verification of hardware-accelerated embedded processor systems in RTL simulation