A Framework for AMS Verification IP development with SystemVerilog, UVM and Verilog-AMS Author(s): Mike Bartley and Jeganath Gandhi R Download
