Lean Verification Techniques: Executable SystemVerilog UVM Defect Table For Simulations