# Web Template Mechanisms in SOC Verification

#### Rinaldo Franco, Alberto Allara

STMicroelectronics, Digital & Mixed Processes Asic Division







## Key SOC Methodologies


- IPs & SoC verification environments are based on UVMmethodology
  - Advanced verification capabilities
  - Robust class libraries
  - Open, Interoperable
  - CAD Multi-vendor compatibility
- Software Driven Verification for IPs & SoC
  - Development of SW tests running at bare metal without any OS
  - Low-level drivers to abstract hardware
    - Reusability during Top-Level verification
    - Reusability during silicon validation
  - Verification environment exposed on SW (VAL)
- Use of Virtual Platform for the verification
  - An LVP (Lightweight Virtual Platform) instantiated with Dut (IP or SUBS) used to develop test that will be ported at SoC level







#### The path to SOC verification



#### Hide the differences

- Main assumption of the path from LVP to SOC:
  - The scenario developed at LVP must be reusable at SOC
- This implies that:
  - The differences in the SW layers and/or in the verification infrastructures are hidden to the test developer







## **Our Proposal**

- Keep the information and relevant data to distinguish platforms (the "model") separated from a layer representing SW and HVL implementation of functionalities (the "view")
- In the Web application domain the technique is an architectural pattern known as MTV (Model-Template-View)
  - The data ("Model") are separated from the way they are presented to the user (the "View" through "Template")
- The Template language used is a Python package called "Jinja2"



## What is a Template Language?

• The Template languages are tools used to simplify the dynamic generation of Web pages



- Jinja2 is a modern and designer-friendly template language for Python
  - a Jinja2 template is a text file and can generate any text-based files as output
  - <u>http://jinja.pocoo.org/docs/dev/</u>

© Accellera Systems Initiative

 A Jinja2 template contains variable and/or expressions, which get replaced with values coming from a context dictionary in Python during rendering





6

#### Example of Template mechanism

<!DOCTYPE html> Unrolls the content based on <html lang="en"> the information of "navigation" <head> variable <title>My Webpage</title> </head> <body> *{% for item in navigation %}* <a href="{{ item.href }}">{{ item.caption }}</a> *{% endfor %}* Each item from navigation list include an href and a caption <h1>My Webpage</h1> {{ a\_variable }} *{# a comment #}* The content of variable is </body> represented with {{}} </html> Supported tags are {% if %}, {%macro%}, {%filter%}, {% set %},

{%include%}, {% import %},...



#### Templates in the SOC context

- Our proposal is to apply the Jinja2 template mechanism in the context of a SoC verification
- The templates are used to generate a SW view and a HVL view in a consistent manner based on high level descriptions of a **platform** expressed in a JSON format





© Accellera Systems Initiative

## Why JSON?

- JSON is a language independent open format using human-readable text.
- The choice of using JSON w.r.t. other formats more common in the SOC context (e.g. XML) is due to a list of benefits:
  - Python comes with a standard library to easily convert a JSON file into a dictionary
    - Jinja2 uses the dictionary to directly render a Template
  - JSON is extremely more compact than XML, aspect that simplifies the insertion and the manipulation of data
  - Typically IPXACT data targets register map and pin-level connectivity not addressed by the platform description





© Accellera Systems Initiative

#### **Template Engine**

<pre>def generate_template(data,templ_tb,gen_tb):     f=open(gen_tb,'w')     template=env.get_template(templ_tb)     sv=template.render(data)</pre>	2) Read the input template and create a template object
<pre>f.write(sv) f.close() def main():</pre>	3) Render the template based on the content of the dictionary
<pre>def converthex2dec(n,fmt=None):     return int(n,16)</pre>	
env.filters['converthex2dec']=converthex2dec	Example of user defined filter
<pre>parser = argparse.ArgumentParser(description='Template generator') parser.add_argument('cfg', "-f", action="store", dest="cfg", help="specify the configuration file in JSON", default="platform.json") parser.add_argument('otb', "-o", action="store", dest="otb", help="define the file name of the generated file") parser.add_argument('itb', "-i", action="store", dest="itb", help="define the file name of the template file") parser.add_argument('extval', "-e", action="store", dest="extval", help="pass value to the template file", default="0") args = parser.parse args()</pre>	
cfg_h = open(os.path.join(PATH,".",args.cfg),"r") data = json.load(cfg_h)	1) Read and convert the JSON into a dictionary
<pre>generate_template(data,args.itb,args.otb)</pre>	
acollora	2015 DESIGN AND VERIFICATION




CONFERENCE AND EXHIBITION

#### **Example of Template file**

```
#ifndef MEMORY MAP H
#define MEMORY MAP H
                                                                         */
/* ATTENTION this file is automatic generated! DO NOT MODIFY BY HAND!
/* ESRAM MEMORY MAP */
{% for esram in platform.memory map.esram %}
#define {{ esram.name }} BASE ADDR
                                                0x{{ esram.base addr }}
#define {{ esram.name }} SOC COMMON BASE ADDR 0x{{ esram.base addr }}
#define {{ esram.name }} CUT SIZE
                                                0x{{ esram.cut size }}
{% for cut in range(esram.n cut) %}
{% if loop.first %}
#define {{ esram.name }} CUT{{ cut }} BASE ADDR {{ esram.name }} BASE ADDR
{% else %}
#define {{ esram.name }} CUT{{ cut }} BASE ADDR ({{ esram.name }} CUT{{ cut-1 }} BASE ADDR + {{ esram.name }} CUT SIZE)
{% endif %}
{% endfor %}
{% endfor %}
. . .
/* IPs MEMORY MAP */
{% for ip in platform.ip %}
{% if (ip.n instance > 1) %}
{% for n inst in range(ip.n instance) %}
{% if loop.first %}
        {{ ip.name.upper() }}_{{ n_inst }}_BASE_ADDR 0x{{ ip.base_addr }}
#define
{% else %}
#define {{ ip.name.upper() }} {{ n inst }} BASE ADDR ({{ ip.name.upper() }} {{ n inst-1 }} BASE ADDR + 0x{{ ip.instance offset }})
{% endif%}
{% endfor %}
{% else %}
#define
        {{ ip.name.upper() }} BASE ADDR 0x{{ ip.base addr }}
{% endif%}
{% endfor %}
#endif // MEMORY MAP H
                                                                                                                 DESIGN AND VERIFIC
                                                                                                                 CONFERENCE AND EXHIBITION
```


SYSTEMS INITIATIVE

#### Template flow applied to a SOC



## Template flow applied to a SOC (2)

Common c-code used by all the platform C environment








## Template flow applied to a SOC (3)

Contains for each Ip, the description of the register map, the low-level driver and platform independent test




## **Platform Description File Format**

- The platform description file is characterized by the following structure of information:
  - Details on IPs (e.g. base address, INT lines, DMA lines,..)
  - Static RAM and Memory regions
  - Testbench details with information regarding:
    - Clocks
    - Resets
    - Timers
    - VAL front-ends each them connecting a set of UVM env






#### Platform at LVP level



#### Platform at SOC level



### Conclusions

- The Web Template Mechanism allow to separate the data (Platform configuration file) from the way they are used in the layers representing SW implementation of functionalities (c-code) and HDL verification infrastructures (System Verilog – UVM).
- The Platform configuration file contains high level descriptions of the scenario developed at LVP that can be reusable at SOC level, hiding differences to the test developer and reducing porting overhead.

