

ANALOG Virtual Test: Simulating ATE Vectors in a SystemVerilog Testbench for Faster Time to Market John Mackintosh, Matthew Borto, Cecil Stone, David Brownell, and Courtney Fricano

