

UVM testbench design for ISA functional verification of a microprocessor

Gabriel Wang, MediaTek (Beijing) Inc.

Hongtao Ma, MediaTek (Beijing) Inc.

Maoduo Sun, MediaTek (Beijing) Inc.

Verify “add rt,ra,rb”

- **Functional correctness**

- Check: $rt=ra+rb$

- **Operand completeness**

- Coverage

- $rt: R0\sim R15$
- $ra/rb: R0\sim R15$

- **Instruction combination**

- Instruction sequence

Random instruction generation

HW stall


add r3,r1,r2	ID	E1 read r1,r2	E2 add:r1+r2	E2 write r3		
sw r3,#0(r0)		ID (HW stall)	ID (HW stall)	ID read r0,r3	E1 DM write req	E2 ...

forwarding

add r3,r1,r2	ID	E1 read r1,r2	E2 add:r1+r2	E2 write r3		
and r4,r3,#0xF		ID	E1 read r3	E2 r3&0xF	E3 write r4	

Abstraction and categorization

- **Abstraction**
 - Instruction → UVM sequence item
 - Multiple instructions → UVM sequence
- **Categorization**
 - Mapping 300+ instructions into 40 UVM classes



Make random instructions predictable

- **Execute-then-generate**

- “blind randomization”: register value is not referenced

PC	instruction	operation
...
8	sub r1,r2,r8	r1=r2-r8
12	or r3,r4,r5	r3 = r4 r8
16	lw r13,#0(r1)	r13 = DM[r1]
20	j r1	jump to pc=r1
...

if r1 value too large, e.g. 0xFFFF
May cause to access illegal memory region

if r1 value too small, e.g. 12
May cause infinite backward jump

- “execute-then-generate”

- All instructions are first “executed” during random instruction generation

PC	instruction	operation
...
8	sub r1,r2,r8	r1=r2-r8
12	or r3,r4,r5	r3 = r4 r8
16	lw r13,#0(r2)	r13 = DM[r2]
20	sw r1, #4(r3)	DM[r3+4]=r1
...

-----> Each instruction “execute”
-----> and update register/DM
-----> value to mirror

register
mirror

DM
mirror

Knowing all register/DM value, testbench can avoid
randomizing unintended instructions

Layered sequence

- “main code” sequence and control sub-sequence

```
add r1, r2, r3
sw r1, #4(r2)
mul r4, r5, r6
...
```

```
beq.d1 r3, r4
mv r8, r10
...
lw r2, #8(r4)
```

```
add r2, r4, r6
...
mv ra, #0x8000 //set target address
j.d2 ra
```

```
xor r9, r10, r11
udiv r2, r5
...
```

“main code” sequence, Random generate

- Plain instruction: no PC redirection
- Control subsequence: may cause PC redirection
- “Execute-then-generate” flow

Random subsequence(conditional branch)


- Generate control instruction Skelton
- Leave non-control part as blank
- ➔ let main code sequence random fill it

Random subsequence(unconditional jump)

- Take care to avoid infinite backward jump


Avoid infinite backward jump

- **Control sub-sequence example**
 - **Backdoor manipulation of certain reserved DM address**
 - →no infinite jump: jump instruction will be randomly skipped



Bench structure

- Functional correctness



Instruction constraint

- **Intra-instruction constraint**
 - **Operand/value constraint**
 - **implemented in instruction class**
- **Inter-instruction constraint**
 - **Dynamically introduced by context**

// Code Example A1: alu_add class implementation

```
class alu_add extends instruction_base
  rand reg_e rt, ra, rb;
  rand bit signed [15:0] imm16;
  constraint constr_instruction {
    instruction inside {ADD_RRI, // add rt,ra,#imm16
                       ADD_RRR // add rt, ra, rb
    }
    if (inst_contr != null) { !(instruction inside {inst_contr.instruction_exclude});}
  }
  constraint constr_operand {
    rt inside {[R0:R15]}; ra inside {[R0:R7]}; rb inside {[R0:R7]};
    if (inst_contr != null) { !(rt inside {inst_contr.w_reg_exclude});
                              !(ra inside {inst_contr.r_reg_exclude});
                              !(rb inside {inst_contr.r_reg_exclude});
    }
  }
endclass
```

PC	instruction
0	add r2,r4,r6 ←
4	...
8	...
12	mv r8, #0x8000 //set target address
16	...
20	j.d2 r8
24	...
28	...

→ To protect target address: PC=16 shall not write r8

→ Delay slot limitation: division instruction should not be present in PC=24,28

Inter-instruction constraint

- Modeled as an “instruction constraint” for each PC
 - Dynamically updated by instruction sequence
 - Constraint modeled as
 - exclude types, instructions, w_regs, ...
 - Put into a instruction constraint pool

```
// Code Example C1: instruction constraint class
class instruction_constraint extends uvm_object;
  bit [31:0] pc;
  instruction_type_e exclude_types[$];
  instruction_e      exclude_inst[$];
  reg_e             exclude_r_regs[$];
  reg_e             exclude_w_regs[$];

endclass
```

Instruction pool

PC	
0	add r2,r4,r6
4	insn_a
8	insn_b
12	mv r8, #0x8000
16	insn_c
20	j.d2 r8
24	insn_d
28	insn_e

Instruction constraint pool

PC	
0	empty
4	empty
8	empty
12	empty
16	exclude_w_regs={r8}
20	empty
24	exclude_types={ALU_DIV}
28	exclude_types={ALU_DIV}

```
typedef uvm_pool #(bit[31:0], instruction_base) instruction_pool;
```

```
typedef uvm_pool #(bit[31:0], instruction_constraint) instruction_constraint_pool;
```


Introducing data dependency

- **soft** constraint in `adjust_read_operand()`
 - “TRY-TO” but not a MUST

PC	Instruction	Read register	Write register
0	<code>insn_a</code>	R1	R2
4	<code>insn_b</code>	R3	R4
8	<code>insn_c</code>	R9	R10
16	<code>"lw rt, #0(ra)"</code>	ra	rt


→ To randomly induce RAW data dependency:
Let ra inside {R2,R4,R10}

```
class ldst_ld extends instruction_base;
reg_e r_reg_candidate[$];
...
virtual function void adjust_read_operand();
if (instruction == LW_RR) begin
  if (!(ra inside {r_reg_candidate})) begin
    std::randomize(ra) with {
      ra inside {[R0:R7]}; //intrinsic hard constraint
      soft ra inside {r_reg_candidate}; //additional soft constraint
    };
  end
end
endfunction
...
endclass
```

 Intrinsic constraint may conflict with data dependency intension!
→ soft constraint

Handling with random interrupt

- ISR instructions modeled as isr sub sequence
 - The only sequence not be executed during instruction generation
- push+pop provides basic protection of GPR
- How to protect DM?
 - To makes “execute-then-generate” flow effective




Result check

- Timing gap between reference and DUT

Reference model

PC	Instruction	Action
0	insn_a	PC=0: write R1=1
4	insn_b	PC=4: write R2=2
8	insn_c	PC=8: write R3=3
12	insn_d	PC=12: write R1=4

DUT



- Compare in a multi-stream way

