

UVM Ready: Transitioning Mixed-Signal Verification Environments to Universal Verification Methodology

Arthur FREITAS Régis SANTONJA







Outline



Intro



Pre-UVM, Module-Based Environment



UVM Environment





Introduction

- Our products' top level is an analog schematic
- Verification requires several mixed-mode top-level simulations
- We describe here how we augmented our existing analog self-checking verification framework with UVM
- UVM gives us the power to verify hard-to-imagine mode transitions, digital configurations and analog setups





Outline



Intro



Pre-UVM, Module-Based Environment



UVM Environment





PRE-UVM ENVIRONMENT

- Traditionally, most of the analog verification relied on waveform inspection
- Many analog engineers have limited knowledge of design verification languages
- Advanced verification methodologies are digital centric
- Maintaining two top-level verification environments to leverage the man power of analog designers and verification engineers is inpratical





PRE-UVM ENVIRONMENT


- Pre-uvm environment used a domain specific language (DSL) based on:
 - Pre-processor macros
 - SystemVerilog APIs
- Testbench resources controlled by OOMR from the testcase file
- Verlilog configurations define the abstraction level of the DUT
- All testcase information centralized in a single file





PRE-UVM ENVIRONMENT


Module-Based Testbench (Verilog-AMS)







Voltage Divider Example (DUT)







Voltage Divider Example (TB)

```
File: vhatt.vams
                                                                                      File: tb.vams
                                                                  /* This is the testbench */
/* This is the v source to drive the dut */
`include "constants.vams"
                                                                  `include "constants.vams"
`include "disciplines.vams"
                                                                  `include "disciplines.vams"
                                                                  module tb;
module vbatt(output out);
 electrical out;
 parameter real trise = 1us;
                                                                    test test();
                                                                                   //this is our testcase instance
 parameter real tfall = 500n;
 parameter real Rout = 1m;
                                //low output impedance
                                                                    wreal vout:
                                                                                   //coerce vout to wreal (infers a CM)
                                                                    electrical gnd;
 real vout; //controlled by analog
         //controlled by digital
 real v:
                                                                    vbatt vbatt(w1); //v source to drive the dut
                                           Task to set vbatt
                                              by OOMR
 task set_vbat (input real val); --
                                                                    vdiv dut(.in(w1),
   v = val;
                                                                             .out(vout),
 endtask
                                                                             .gnd(gnd)
 analog begin
  vout =transition(v,0,trise,tfall);
                                                                    analog begin
                                             Voltage Source
  I(out) <+ (V(out) - vout)/Rout;
                                                                       V(gnd) <+ 0;
                                              with a series R
 end
                                                                    end
                                                                  endmodule
endmodule
```





Voltage Divider Example (Testcase)

```
/* This is the testcase file comprising the stimuli, checks, the design configuration, and sim options */
    /*API macro defines. Listing the macros here just for illustration.
       Normally you put them in a separate file which is included here. */
     define V
                                           *1.0
                                                                                               Macros defining the
     define mV
                                                                                                APIs of our analog
                                           *1e-3
                                                                                               verification language
     define wait for(t)
                                           #(t);
     define set vbatt(vc)
                                           tb.vbatt.set_vbat(vc);
     define check_v_min_max(s,mi,ma)
                                           begin \
                                           begin display("check ok: \%g < \%g < \%g", mi,s,ma); \
      if (mi \le s \&\& s \le ma)
                                           begin $display( "ERROR: %g < %g < %g", mi,s,ma); errcnt++; end end
      end
                  else
     module test:
      int errent;
      initial begin
             `wait_for(1ns);
            //ramp up to 12V
             `set vbatt(12`V)
                                                                                                  Directed Test
             `wait_for(2us);
                                                                                             comprising stimulus and
            //perform analog check
                                                                                                     checks
             'check v min max(tb,vout, 5.8'V, 6.1'V)
             //now down to 6V
             \mathbf{vbatt}(600\ \mathrm{mV});
                                                                                      Allows for checking
             `wait_for(1us);
                                                                                      internal nodes of the
                                                                                             DUT
             //perform analog check
             `check v_min_max(tb.vout, 290`mV, 310`mV)
Systems Initiative
             `wait for(2us);
             $display( "SIMULATION %sED!", (errent == 0)? "PASS": "FAIL");
             $stop:
        end
    endmodule
    // please notice that you can use `defines to make configurations more readable
    // for example
     define DUT IS WREAL instance tb.dut liblist wreallib;
Accellera
                                                                                       Design configuration in verilog
     define DUT IS ELECT instance tb.dut liblist amslib;
                                                                                       syntax allowing users to choose
     config topcfg;
                                                                                      the abstraction level of DUT
      design simlib.tb;
                                                                                       blocks.
      default liblist simlib amslib wreallib;
      //setting dut to ELECTRICAL abstraction.
      `DUT_IS_ELECT
    endconfig
    //user can put here simulation options as verilog comments so that a pre-processor script can take them into account
    //for example: temp=130
```

ocallara





Outline



Intro



Pre-UVM, Module-Based Environment



UVM Environment





THE UVM ENVIRONMENT

Prerequisite:

- Backwards compatibility with well-established verification framework
- Ability to write directed tests with the same syntax and format that our analog engineers are familiarized with
- Re-use as much as possible the existing framework (e.g., analog mixed-signal drivers, simulation launching scripts, etc)
- Be able to extend the framework to full-fledged UVM





THE UVM ENVIRONMENT

Implementation embodiment:


- Existing mixed-signal drivers shared among UVM and module based tests
- UVM drivers outsource signal wiggling through task calls
- Proxy systemVerilog interfaces link to existing MS drivers
- Keep same testcase format by using extern virtual tasks





THE UVM ENVIRONMENT

SoC Testbench (Verilog-AMS)





Transaction and Sequence for our Voltage Source Example

```
File: vbatt transaction.sv,
                                                                          File: vbatt sequence.sv
class vbatt transaction extends uvm sequence item;
                                                          class vbatt_seq extends uvm_sequence
                                                          #(vbatt_transaction);
                                   Radom real number
 // the voltages
                                                           // the voltages
                                                                                               Generic sequence
                                     to drive voltages
 rand real vbatt;
                                                            rand real s b;
                                                                                                which can be
                                                              `uvm_object_utils(vbatt_seq)
                                                                                              constrained by the
  uvm_object_utils_begin(vbatt_transaction)
                                                            // Constructor
                                                                                                    user
    uvm field real(vbatt, UVM DEFAULT)
 'uvm object utils end
                                                            // Sequence body definition
                                                            virtual task body();
                                                                  'uvm do with(req, {req.vbatt == s_b; } )
 function new (string name = "vbatt_transaction");
                                                            endtask
   super.new(name);
                                                           // Constraints go here (-1V < = Vbatt <= 15V)
 endfunction
                                                            constraint default_vbatt_voltage {
                                                                              s b >= -1.0 \&\& s b <= 15.0;
                                                           // pre and post body to raise and drop objections
endclass
                                                            endclass
```





UVM Driver and Proxy Interface

```
File: vbatt driver.sv
                                                                            File: vbatt if.sv
class vbatt driver extends uvm driver
                                                       interface vbatt if();
                             #(vbatt transaction);
                                                        // Import UVM package
 protected virtual interface vbatt if vif;
                                                        import uvm pkg::*;
  `uvm component utils(vbatt driver)
                                                        `include "uvm macros.svh"
 // Constructor; Build Phase
                                                        real vbatt;
                                                        // Control events
 task run_phase(uvm_phase phase);
                                                        event new dry values; /* used by the monitor to detect
   super.run phase(phase);
                                                        changes and by the module TB to drive vbatt.*/-
   forever begin
                                                                                                 Event to trigger
                                                                                                 external module-
         // Get new item from the sequencer
                                                        always @(vbatt) begin
                                                                                                   based driver
         seq_item_port.get_next_item(req);
                                                          #1
         // Drive the item
                                                          → new_drv_values; // triggers module API
         vif.vbatt = req.vbatt;
         // Communicate item done to the sequencer
                                                          `uvm info("IF", "Change on drive vbatt", UVM_LOW);
         seq_item_port.item_done();
   end
                                                        end
 endtask
                                                       endinterface
endclass
```





UVM Top module and Generic Test

```
File: uvm_top_module.sv
                                                                          File: uvm_env_test.sv
                                                          include "uvm macros.svh"
module tb uvm top;
                                            Virtual
 import uvm pkg::*;
                                                         import uvm pkg::*;
                                         Interface drive
 import vbatt pkg::*;
                                                         import vbatt pkg::*;
                                             event
                                                          `include "uvm tb.sv"
 vbatt if vbatt if i(); //interface instant/ation
                                                         class my env test extends uvm test;
                                                            uvm component utils(my env test)
 always @(vbatt if i. new dry values) begin
                                                           vbatt tb vbatt tb h;
                                                           vbatt sequencer segr;
   /*detect transactions redirect to legacy
      module-based driver */
                                                           // Constructor, Build Phase, Connect Phase
    tb.vbatt.set_vbat(vbatt_if_i.vbatt);
                                                          /* The actual testcase is implemented in an
                                                             external task provided by the user via command line
 end
                           OOMR to
                         module-based
                                                           extern virtual task scenario();
 initial
                             driver
                                                           virtual task run phase(uvm phase phase);
  begin
                                                             phase.raise objection(.obj(this));
     uvm_config_db #(virtual interface vbatt_if)::set(
                                                             scenario(); // Actual testcase provided by the user_
                    null, "*.*env*", "vif", vbatt_if_i);
                                                             phase.drop objection(.obj(this));
    //always run the test case provided by aser
                                                                                                   External task
                                                           endtask
                                                                                                  provided by the
     run test("my env test");
                                                         endclass
                                                                                                       user
   end
endmodule
```





Directed Tests using UVM

- The infrastructure allows:
 - Execute the existing legacy tests
 - Create constrained-random scenarios
 - EXAMPLE:

Module based api:

```
`define set_vbatt(vc) tb.vbatt.set_vbat(vc);
```

API translation for UVM testcase:

```
`define set_vbatt(vc) assert(vbseq.randomize() \
    with {vbseq.s_b == vc; }); \
    vbseq.start(vbseqr);
```





Systems Initiative Accellera

//temp=27

Voltage Divider Example (UVM Testcase)

```
/* This is the UVM testcase file comprising the stimuli, checks and the design configuration */
`ifndef COMPILE CONFIG
/*API macro defines. Listing the macros here just for illustration.
  Normally you put them in a separate file which is included here. */
define V
                                                                                      Macros defining the
                                    *1.0
define mV
                                    *1e-3
                                                                                       APIs of our analog
                                                                                      verification language
`define wait_for(t)
                                    #(t):
//mapping set vbatt macro to UVM constraint
'define set_vbatt(vc) assert(vbseq.randomize() with {vbseq.s_b == vc; });
                     vbseq.start(vbseqr);
define check v min max(s,mi,ma) begin
                                                                       Outsourcing error handling
 if (mi \le s \&\& s \le ma) begin \
                                                                       to the UVM environment
   $display( ''check ok: %g < %g < %g'', mi,s,ma);\
                                                                       with uvm error macro
 end else begin \
   $display( "ERROR: %g < %g < %g", mi,s,ma);
   `uvm_error("VOUT_ERR", "VOUT out of range");\
 end end
                                                                           EXTERNAL
task uvm_env_test::Scenario(); --==
                                                                          Task called by
       //initializing the UVM env
                                                                         the uvm_env_test
       vbatt seg vbseg;
                                                                              class
       vbatt_sequencer vbseqr;
       vbseqr = vbatt tb h.env.agent.sequencer;
       vbseq = vbatt_seq::type_id::create(.name("vbseq"),.contxt(get_full_name()));
        `wait for(1ns);
       //ramp up to 12V
       `set_vbatt(12`V)
       `wait for(2us);
       //perform analog check
        `check_v_min_max(tb.vout, 5.8`V, 6.1`V)
                                                                                       Same Syntax can be
                                                                                       used to write legacy
                                                                                         directed tests
       //now down to 6V
        `set_vbatt(600`mV);
       `wait for(1us);
       //perform analog check
        'check v min max(tb.vout, 290'mV, 310'mV)
        `wait for(2us):
endtask
'else // !`ifndef COMPILE CONFIG
`define DUT_IS_WREAL instance tb.dut liblist wreallib;
define DUT_IS_ELECT instance tb.dut liblist amslib;
 config topcfg;
  design simlib.tb;
  default liblist simlib amslib wreallib;
  DUT_IS_WREAL
 endconfig
endif
```





METHODOLOGY ACHIEVEMENTS AND ROADMAP









Waveform Inspections

- Good enough for small analog ICs
- Schematic-based testbench
- No regression testing
- Mostly SPICE configurations

Self-checking Analog Verification

- Adequate to mixedsignal ICs
- Programmable textbased testbench
- Regression testing
- Mixed SPICE, Wreal and Verilog-ams configurations

Mixed-Signal UVM Ready: 2013

- Backwards compatible to module-based method
- Port digital block-level UVM tests to the top-level
- UVM register layer integration
- Simple top-level randomizations
- Mixed SPICE, Wreal and Verilog-ams configurations

Mixed-Signal UVM: 2015

- Full-fledged UVM
- Result predictors, assertions and Scoreboards
- Randomization to verify mode transitions, digital configurations and analog setups
- Mainly Wreal configurations and limited use of SPICE and Verilog-ams models





Conclusion

- Successful transition of mixed-signal verification environment to UVM
- Methodology backwards compatible with traditional module-based framework
- Users can choose what environment to use
- all information required to describe mixed-signal simulation is gathered in 1 single file
- Block-level UVM can be easily ported to the top level
- Massive amount of test vectors can be produced with very little effort





Questions

Finalize slide set with questions slide






References

- [1] A. Freitas "Real-Valued Mixed-Signal Verification: An Abstraction Adjustable Methodology" CDNLive EMEA 2013, Munich.
- [2] "1800-2012 IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language", IEEE Computer Society, USA, 2012.
- [3] "Standard Universal Verification Methodology Class Reference, Release 1.2", Accellera System Initiative, USA, 2014.






DESIGN CONFIGURATION AT ELABORATION TIME







Typical UVM Environment



Source: verificationacademy.com



