# UVM hardware assisted acceleration with FPGA co-emulation

Alex Grove, Aldec Inc.







# **Tutorial Objectives**

- Discuss use of FPGAs for functional verification, and explain how to harness FPGAs into a mainstream verification methodology such as UVM
- Introduce a SCE-MI based approach using the Easier UVM coding style as a reference for industry best practice
- Outline a methodology for a portable and interoperable UVM simulation environment that is acceleration ready






# The Why? The Need For Speed..

- Moore's law still keeps on going ...
  - Now set to the doubling of transistors every two years
- Emulation that's as old as EDA is in growth!
  - Significant growth in the last three years
- Verification continues to get harder and harder
  - Wilson Research Group Functional Verification Study
  - Now includes S/W (HdS Hardware Dependent Software)
- The death of CPU scaling ~2010
  - Multi-cores are not utilized in RTL simulation
- The rise of constrained random approaches
  - Required for coverage of today's complex designs





# The Death Of CPU Scaling



Chuck Moore, "DATA PROCESSING IN EXASCALE CLASS COMPUTER SYSTEMS", The Salishan Conference on High Speed Computing, 2011





# The Why? The Need For Speed..

- Moore's law still keeps on going ...
  - Now set to the doubling of transistors every two years
- Emulation that's as old as EDA is in growth!
  - Significant growth in the last three years
- Verification continues to get harder and harder
  - Wilson Research Group Functional Verification Study
  - Now includes S/W (HdS Hardware Dependent Software)
- The death of CPU scaling ~2010
  - Multi-cores are not utilized in RTL simulation
- The rise of constrained random approaches
  - Required for coverage of today's complex designs






#### FPGAs as a Verification Platform

- FPGAs are reprogrammable .. have replaced test chips
- Low cost as "generic" platforms
  - Large devices used by leading network companies
  - 0.25 to 0.5 cents per gate vs. 2-5 cents of big box emulators\*
- Leading edge technology node e.g. UltraScale @ 20nm
  - Very large capacity with stacked silicon interconnect (SSI)
    - 2000T = ~ 14 M ASIC Gates @ 60% utilization
    - VU440 = ~ 29 M ASIC Gates @ 60% utilization
- FPGA Vendors provide tools with the silicon
  - Tools are available before silicon for lead partners
  - Have incremental build capabilities
- Only FPGAs provide the MHz performance needed for S/W








# The FPGA Co-Emulator/Accelerator

- Hardware (HES : Hardware Emulation System)
  - FPGA based system designed for verification
  - PCle communication to host for SCE-MI
  - Built-in emulation resources (RAM, LVDS/GTX, debug traces)
- Compilers (DVM : Design Verification Manager)
  - Mix of custom compilers & FPGA vendor tools
    - Includes partitioner & automatic multiplexing of signals
  - Automate the mapping of the design to the FPGA system
- Run-time environment
  - Full control and observability
    - RTL like debug capabilities (dynamic & static probes)
  - Integration with HDL simulators (similar use model)
- VIP
  - Transactors (SCE-MI) for standard interfaces AXI, AHB, SPI, PCI, USB ...
  - Speed Adaptors for hardware interfaces (USB, Ethernet, PCIe)





## 10,000 Feet View Hardware Assisted





\* SNEAK PEEK: INSIDE NVIDIA'S EMULATION LAB

H/W RTL Debug Capability (Controllability, Observability, & Incremental Turn time)





# Increasing UVM throughput with FPGA-based Co-Emulation


- 1. HDL Simulator with SystemVerilog and UVM support
- 2. FPGA prototyping board with PCIe host interface
- 3. SCE-MI infrastructure integration tool
- 4. FPGA synthesis and place & route software

5. Design with UVM Testbench compliant to SCE-MI





### **UVM** Best Practices






Easier UVM diagram kindly provided by Doulos



# Typical UVM Simulation




BFM functionality is implemented in UVM Driver and Monitor

```
task driver::do_drive();
  @(posedge vif.CLK);
  while (vif.RST)
    @(negedge vif.CLK);
  vif.DI <= 'hA5A5A5A5;
  vif.WR <= 1'b0;
    //(...)
endtask</pre>
```





# Typical UVM Simulation



Bottleneck: signal level acceleration only

**Simulation** 



Acceleration





### **Guidelines Simulation Acceleration**

- Consistent design & testbench source for simulation and acceleration in FPGA
  - Enables interoperability with simulation only and acceleration
- Transaction-level interfaces between testbench and design
  - With compact transaction messages you avoid simulator/emulator throughput bottleneck
- Separation of Timed/Untimed behavior
  - Simulate untimed transactions in UVM/HVL
  - Accelerate timed (design, transactors, clock reset generators)
  - Do not use clocks to synchronize with testbench
  - Synchronize testbench and design with transactions and events
- And one more.... on the next page →






# SCE-MI – Standard Co-Emulation Modeling Interface

"SCE-API 2.2 speeds up electronic design verification by allowing a model developed for simulation to run in an emulation environment and vice versa"


- Why use SCE-MI?
  - Mature standard
  - Independent
  - Widely accepted



- Today we are using 4.7 function-based interface
  - http://www.accellera.org/downloads/standards/sce-mi



# **Using Transactional Interface**



#### **BFM Proxy**

- Using SV Interface to comply with UVM best practices
- Forwards transaction-level interface to UVM
- Defines TB notification transactions used by BFM Module

#### **BFM Module**


- Implements Bus Functional Model
- Provides transaction-level interface used by Testbench & UVM

#### **Test Harness and Testbench**

- Communicate using untimed transactions
- Clock generation remains in Test Harness
- Testbench does not use clock

SYSTEMS INITIATIVE


# Using Transactional Interface



SYSTEMS INITIATIVE

#### Transactional Interface with SCE-MI

#### SCE-MI function based use model concept




- Function call makes a transaction
- Transaction bears a message in
  - Call arguments
  - Return value
- Function defined in HDL is called in HVL context (export)
- Function defined in HVL is called in HDL context (import)





### SV DPI-C in SCE-MI Function-Based










# Tutorial Example – UUT



#### **Design Under Test**

- Register file with SRAM-like interface
- Asynchronous reset (RST)
- Synchronous write (WR=1)
- Asynchronous read (WR=0)





## Typical Connection of UVM to Design

```
module top th;
  logic clock = 0;
  logic reset;
  bus0 if bus0 if0();
  mydut uut (
    .RST (mydut if0.RST),
    .CLK (mydut if0.CLK),
    .EN (mydut if0.EN),
    .WR (mydut if0.WR),
    .SEL (mydut if0.SEL),
    .DI (mydut if0.DI),
    .DO (mydut if0.DO)
```

```
interface bus0_if();
  logic RST;
  logic CLK;
  logic EN;
  logic WR;
  logic [1:0] SEL;
  logic [31:0] DI;
  logic [31:0] DO;
endinterface : bus0_if
```

Interface instance bus0\_if0 makes a hook for UVM Driver connection





## Typical Connection of UVM to Design

```
module top tb;
  // (...) some other boilerplate code
  // UVM Config
  top config env config;
  initial
  begin
    // Create and populate UVM Config
    env config = new("env config");
    if (!env config.randomize() )
      `uvm error("top config", "randomize failed" )
    env config.bus0_vif = top_th.bus0_if0;
    // more config settings below ...
```

Hierarchical
name of
bus0\_if0
interface passed
to UVM
components via
configuration
object
env config





## Typical UVM Driver Implementation

```
class bus0 driver extends uvm driver #(bus0 rw tr);
  uvm component utils (bus0 driver)
  virtual bus0 if vif;
   extern function new(string name, uvm component
parent);
   extern task run phase(uvm phase phase);
   extern function void report phase(uvm phase phase);
 extern task do drive();
 endclass : bus0 driver
 task bus0 driver::run phase (wvm phase phase);
   forever
   begin
     seq item port.get next item(req);
     do drive();
     seq item port.item done();
   end
 endtask : run phase
```

Virtual interface used to drive and sense design ports

```
task bus0 driver::do drive();
  @(posedge vif.CLK);
  // Wait until reset is off
 while (vif.RST)
    @ (negedge vif.CLK);
  // Set default values
  vif.DI <= 'hA5A5A5A5;
 vif.WR \leq 1'b0;
 vif.SEL <= req.sel;</pre>
  if (req.wr) begin
    vif.DI <= req.data;</pre>
    vif.WR <= 1'b1;
  end
  // Enable operation and execute
  vif.EN <= 1'b1;
  @(posedge vif.CLK);
 vif.EN <= 1'b0;
endtask
```



## Changes for Acceleration Ready Test Env.

- 1. Replace bus0 if interface with BFM module
- 2. Move do\_drive task to BFM module and export it using SV DPI-C
- 3. Create DPI-C wrapper for do\_drive
- 4. Create BFM proxy interface and connect it with UVM
- 5. Change UVM Driver to use imported do\_drive





1

# Creating BFM Module (Xtor)

```
interface bus0_if();
  logic RST;
  logic CLK;
  logic EN;
  logic WR;
  logic [1:0] SEL;
  logic [31:0] DI;
  logic [31:0] DO;
endinterface : bus0_if
```



```
module bus0_if_xtor(
   // BFM for bus0 interface
   input logic RST,
   input logic CLK,
   output logic EN,
   output logic WR,
   output logic [1:0] SEL,
   output logic [31:0] DI,
   input logic [31:0] DO
);
  // ... Implements task do_drive
endmodule
```

BFM module also called Transactor (xtor)

Changed instance under top\_th

module top\_th;

logic RST, CLK, EN, WR;
logic [1:0] SEL;
logic [31:0] DI, DO;

bus0\_if\_xtor mydut\_if0\_bfm (.\*);
mydut uut (.\*);
// ...
endmodule



2

# Moving do\_drive to Xtor

- Export task via DPI-C -----
- Input arguments make transaction

```
task bus0 driver::do drive();
  @(posedge vif.CLK);
  // Wait until reset is off
  while (vif.RST)
    @ (negedge vif.CLK);
  // Set default values
  vif.DI <= 'hA5A5A5A5;
  vif.WR \leq 1'b0;
  vif.SEL <= req.sel;</pre>
  if (req.wr) begin
    vif.DI <= req.data;</pre>
    vif.WR <= 1'b1;
  end
  // Enable operation and execute
  vif.EN <= 1'b1;
  @ (posedge vif.CLK);
  vif.EN <= 1'b0;
endtask
```

```
export "DPI-C" task do drive;
task do drive (
   input byte wr dpi,
   input byte sel dpi,
   input int unsigned data dpi
);
  @ (posedge CLK);
  // Wait until reset is off
  while (RST)
    @ (posedge CLK);
  // Set default values
  di <= 'hA5A5A5A5;
  wr \le 1'b0;
  sel <= sel dpi[1:0];</pre>
  if (wr dpi[0]) begin
    di <= data dpi;
    wr <= 1'b1;
  end
  // Enable operation and execute
  en <= 1'b1;
  @ (posedge CLK);
  en <= 1'b0;
endtask
```



# Creating DPI-C wrapper

- The wrapper is C/C++ function
- The simplest wrapper has to:
  - Set scope for called SV task
  - Call the exported SV task
- Can do additional computation or transformation of input data

#### Using SystemVerilog DPI utilities:

• svGetScope and svSetScope

```
void set_hdl_scope ()
{
   svScope my_scope = svGetScope(); //hvl scope
   svSetScope(g_scopes_map.find_hdl(my_scope));
}
```

g\_scopes\_map - a container with lookup methods to find corresponding HVL and HDL scopes



3

# Scope handling helper class

```
class scopes {
  map<svScope, svScope> m_hvl_hdl;
  map<svScope, svScope> m_hdl_hvl;
  public:
    void insert(svScope hvl, svScope hdl);
    svScope & find_hdl(svScope hvl);
    svScope & find_hvl(svScope hdl);
};
// global variable - container for scopes
extern scopes g_scopes_map;
```

g\_scopes\_map - a container with lookup methods to find corresponding HVL and HDL scopes set\_scopes - function called on SystemVerilog HVL site via DPI-C

```
void set_scopes(const char * hdl_path)
// Used to set HDL and HVL transactor parts (the scopes)
// This function must be called once for each transactor
// at the beginning of simulation
// This function must be called in HVL scope
{
    svScope hvl_scope = svGetScope();
    svScope hdl_scope = svGetScopeFromName(hdl_path);
    scopeutils::g_scopes_map.insert(hvl_scope, hdl_scope);
}
```







# **Creating BFM Proxy**

```
---- Use SV interface
interface bus0 if(); <-----</pre>
  // Scope initialization
                                            Import function for handling scopes
  void set scopes(input string hdl path);
  // Driver task
 import "DPI-C" context task hdl_do drive( - Import functions from BFM module
   input byte wr dpi,
   input byte sel dpi,
   input int unsigned data dpi);
  // Monitor task
 export "DPI-C" task do mon;
   task do mon (
               input byte wr dpi,
               input byte sel dpi,
               input int unsigned data dpi
       );
endinterface : bus0 if
```





# **Connecting BFM Proxy**

```
🔐 Hierarchy
module top tb;
  // (...) some other boilerplate code
  // BFM xtor proxy instance
  bus0 if bus0 if0 scemi proxy();
                                                            Name
  initial
                                                            🖃 💶 top th
    bus0_if0_scemi_proxy.set_scopes("top_th.bus0_if0");
                                                              🖽 🐲 bus0 if0
  // UVM Config object
                                                                🏠 @assign#46 0@
  top config env config;
                                                                 🕯 @ASSIGN#47 1@
                                                                 😭 @INITIAL#50 2@
  initial
                                                                 🏠 @INITIAL#63 3@
  begin
    // Create and populate UVM Config
                                                                 🛊 bus0 if0 scemi proxy
    env config = new("env config");
    if (!env config.randomize() )

↑ @INITIAL#42 0@

      `uvm error("top config", "Randomize failed" )
                                                                  @INITIAL#52 1@
   env config.bus0 vif = top tb.bus0 if0 scemi proxy;
```

BFM Proxy instantiated under Testbench module (top\_tb)



Its handle is passed to UVM in a typical way

5

# Changing UVM Driver

```
task mybus0_driver::do_drive();

byte wr = 8'b0 | req.wr;
byte sel = 8'b0 | req.sel;
int unsigned data = req.data;

// Call imported DPI-C task from BFM proxy
vif.hdl_do_drive(wr,sel,data);
endtask
```

- New implementation of UVM Driver task do\_drive
- No more UVM code changed





# Walking the Call Chain


```
UVM Driver, SystemVerilog
task bus0 driver::do drive();
 // Call imported DPI-C task
 vif.hdl do drive(wr,sel,data);
endtask
      BFM Proxy Interface, SystemVerilog
  interface bus0 if();
   // Driver task
   import "DPI-C" context
      task hdl do drive(
           input byte cmd wr nrd, sel
           input int unsigned data);
    //(...)
  endinterface
                     DPI-C Wrapper, C/C++
            int hdl do drive ( char wr,
                      char sel, uint32 t data )
              { // Set scope
                scopeutils::set hdl scope();
                do drive(wr, sel, data);
                return 0;
```


```
BFM Module, SystemVerilog
task do drive (
  input byte wr dpi, sel dpi,
  input int unsigned data dpi);
  @ (posedge CLK);
  while (RST) @(posedge CLK);
  di <= 'hA5A5A5A5;
  wr <= 1'b0;
  sel <= sel dpi[1:0];
  if (wr dpi[0]) begin
    di <= data dpi;
    wr <= 1'b1;
  end
  en <= 1'b1;
  @ (posedge CLK);
  en <= 1'b0;
endtask
export "DPI-C" task do drive;
```



SYSTEMS INITIATIVE

# **Summary Of Adaptions**








## Clock & Reset Generation

```
// Clock generator process
initial
begin
   clock = 0;
   #5;
   forever begin
     clock = 1'b1;
     #5;
     clock = 1'b0;
     #5;
   end
end
// reset generator process
initial
begin
  reset = 1;
  repeat(5) @ (negedge clock);
  reset = 0;
end
```

#### SceMiClockPortExt



Clock & Reset behavioral processes is automatically converted to FPGA resources (SCE-MI infrastructure)





# **SCE-MI Transactors Coding Style**

- SCE-MI does not impose any coding style
- Common denominator is: Synthesizable + DPI-C
- Compilers typically accept more than RTL:
  - ISM Implicit State Machines (used in this tutorial!)
  - System tasks (e.g. \$display, \$readmemh)
  - Shared variables (multiple drivers)
  - Hierarchical names
  - Named events (-->reset\_done\_event)





#### SCE-MI Constraints on the DPI-C

"SCE-MI uses a subset of DPI that is restricted in such a way as to provide a nice balance between usability, ease of adoption and implementation."

- Data types used with DPI-C functions are limited
- 4-state logic can be converted to 2-state (1/0)
- Supported 2 levels of nesting when calling imported functions from exported and vice versa





### SCE-MI Constraints on the DPI-C

DPI formal argument types	Corresponding types mapped to C
Scalar basic types: bit byte byte byte unsigned shortint shortint unsigned int int unsigned longint longint unsigned	Scalar basic types: unsigned char char unisgned char short int unsigned short int int unsigned int long long unsigned long long
Constant string type: string	Constant string type: const char *
Packed one or multi dimensional arrays of type bit and logic	Canonical arrays of svBitVecVal and svLogicVecVal
Packed struct types	Canonical arrays of svBitVecVal and svLogicVecVal






# Acceleration Ready what's next?

Running Simulation Acceleration






# Running the UVM Simulation







# Accelerating Test Harness





Compiled Share Libs Running On Host



FPGA Co-Emulator






# Creating the Acceleration Build



Guided partitions
Configure memory models
Connect to daughter-board



SCE-MI 2 Compiler for UVM


Debug Instrumentation Setup Memory Models

Generates xml config & makefiles for SCE-MI Bridge DPI-C proxy for HVL





# Running UVM Simulation Acceleration





# Summary

- The use of FPGAs can be extended to functional verification through the use of a co-emulation system.
- Demonstrated minor adaptions to the Easier UVM coding style that would enable acceleration with a co-emulator through the use of SCE-MI.
- Using standards, SystemVerilog & SCE-MI, provides a common interoperable testbench for both simulation and hardware-assisted verification.





# Additional Reading & References

 Acceleration Solutions on Aldec's website: www.aldec.com/solutions/acceleration

SCE-MI:

http://accellera.org/downloads/standards/sce-mi

Easier UVM:

http://www.doulos.com/content/events/easierUVM.php





# Questions



