### **UVM & Emulation**

Architecting SystemVerilog UVM Testbenches for Simulation-Emulation Portability to Boost Block-to-System Verification Productivity

> Hans van der Schoot, Ph.D. Emulation Technologist Mentor Emulation Division hans\_vanderschoot@mentor.com

Ellie Burns-Brookens
Simulation Product Manager
Design Verification Technology



© 2014 Mentor Graphics Corporation

© Accellera Systems Initiative





# Agenda

- Introduction
- Fundamentals of Hardware-Assisted Testbench Acceleration
- Unified Testbench Architecture & Methodology for UVM Acceleration
- Unified Paradigm for Transaction-Based Coverage, Assertions & Debug
- Results & Wrap Up
- Q&A


















## **Verification Productivity**




- Electronics systems companies need dramatic improvements in verification productivity
- Adoption of UVM for increased verification productivity
  - Faster to develop reusable testbenches and automated tests
- UVM-based verification reuse from block to sub-system to system level

UVM & Emulation, DVCon Europe 2014, HvdS & EB

## **UVM Harnesses SystemVerilog and TLM into a Reuse Methodology**


- Vertical Reuse
  - From block to system in a single project
- Horizontal Reuse
  - Reuse of modules, libraries across projects
- Platform Reuse
  - Reuse of testbenches, assertions and coverage across tools
  - Must be able to reuse on emulation platform




UVM & Emulation, DVCon Europe 2014, HvdS & EB























#### Co-Emulation 101


- All components mapped into emulator must be written in a language subset synthesizable by a logic synthesis tool
- Simulation testbench must be untimed with all operations event-driven
- Interaction between simulator and emulator must be at transaction level to prevent simulation environment from being a bottleneck
  - I.e. not co-simulation
  - Transactions passed each way must be made up of simple integral types though – e.g. cannot be classes
- Clear split must exist between testbench running in simulator and logic running in emulator
  - Separate "top level" hierarchies to allow them to be processed separately


2 UVM & Emulation, DVCon Europe 2014, HvdS & EB























#### **Co-Emulation: Key Concepts**


- Single testbench for simulation and acceleration
  - DUT and BFM "execution" runs in simulator or emulator
  - Testbench "generation", "checking" and "coverage" runs in simulator
  - Maintains simulation-based verification features and methodologies
- Testbench partitioned into two separated domains 2 tops
  - Timed/synthesizable DUT + BFMs, and clk/rst generation (HDL side)
  - Untimed testbench generation and analysis code (HVL/TB side)
- Transaction-based communication between two domains
  - <u>Infrequent information-rich transactions</u> between domains let emulator run at full speed with fewer interruptions
    - As opposed to cycle-based signal-level exchanges
  - Transactions are <u>task/function calls</u>
    - Reactive communication via cross-domain function/task calls
    - <u>Buffered</u> communication via <u>SCE-MI 2 pipes</u> for streaming applications
  - Domains bound together using SV virtual interfaces or SV-DPI

9 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



## **Partitioning of Testbench**



#### Main considerations

- Testbench architecture
- HVL-side modeling
- HDL-side modeling
- HVL-HDL communication
- Performance





#### **Dual Domain Testbench Architecture**

#### **HVL/TB Side**

- 1. Untimed
- 2. Behavioral
- 3. Class-based
- 4. Dynamic
- 5. Communication with HDL side only through transactors
- 6. Programming optimization techniques dictate performance
- 7. Changes don't cause emulation recompile
- 8. Standards like UVM apply
- 9. Verification engineer's comfort zone

#### **HDL Side**

- 1. Timed
- 2. Synthesizable
- 3. Module/interface based
- 4. Static
- 5. Communication with HVL side only through transactors
- 6. Synthesis skill and transactor design dictate performance
- 7. Changes may require emulation recompile
- 8. XRTL and synthesis standards apply
- 9. ASIC designer's comfort zone

21 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



#### **Untimed Testbench**

- No # delays
- No clocks e.g. @(posedge clk)
- No waits for fixed time intervals e.g. wait(1 ns)
- All thread synchronization is via abstract events, not by time advance
  - Semaphore posts
  - Transactions arriving on data channels
  - Blocking reads on streaming pipes
  - Returns of blocking calls to the HDL side
- Testbench is still "time aware" and can access variables like \$time
- Testbench can indirectly control time advancement
  - Initiating "remote" HDL task or function calls, i.e. HDL advances time while HVL thread blocks
  - Waiting for responses/notifications from HDL side
  - Time advance is monitored by a transactor (an HDL clock counter)

UVM & Emulation, DVCon Europe 2014, HvdS & EB





#### **Inside the Emulator**

- It's actual hardware
- Must get synthesized into gates
  - Static, i.e. functionality cannot be added or changed at runtime
- SystemVerilog classes are not synthesizable
- Most advanced SystemVerilog testbench constructs are not synthesizable
  - Classes, processes, program blocks
  - Clocking blocks, fork-join
  - Dynamically-sized arrays (dynamic, associative, or queues)
- Processes actually run concurrently in the hardware
- Memories have limited number of ports
- Runs many times faster (MHz vs kHz speeds)

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



## **Effective HDL Modeling**

- Development of synthesizable HDL BFMs facilitated thru familiar modeling with behavioral language constructs
  - "RTL++" (i.e. XRTL)
    - Implicit FSMs, initial code blocks, named events/waits, behavioral clock & reset, force/release, system tasks, memory arrays, (virtual) interfaces, assertions, coverage
  - SCE-MI 2 based reactive function calls and streaming pipes
- Fully standards-based modeling with IEEE P1800 SystemVerilog and Accelera SCEMI 2.x
  - BFMs, checkers and monitors run unmodified in any standard compliant EDA tool
- Synthesizable HDL models must run at full emulator clock rate for high performance

UVM & Emulation, DVCon Europe 2014, HvdS & EB






#### **Transaction-Based Communication**


- Transaction level communication between HVL and HDL side is by function/task calls that represent transactions
   Like traditional BFM-style
- BFM functions/tasks provided by SV interface or module on HDL side and invoked from HVL side
  - No direct access to HDL-side signals/pins from HVL side
     Only within HDL side
  - No direct access to HVL-side data variables from HDL side
  - No shared variables across the HVL-HDL boundary
  - Argument types must be synthesizable data types
- Note: SV interface for BFM encapsulation enables familiar access from SV HVL side using virtual interface
  - Do not merge BFM with SV pin interface for reuse purposes


5 UVM & Emulation, DVCon Europe 2014, HvdS & EB

















## **Co-Emulation Performance**

- Total run-time =  $t_{[HDL]} + t_{[HVL]} + t_{[HVL-HDL]}$
- H/W or S/W bound?



- Co-emulation can start and stop the design clocks (clk)
  - Design clocks are derived from free running emulator clock (Uclock)
  - Design clocks stop during testbench and communication activity
- Want H/W bound "healthy" throughput
  - Design clocks active high % of time, i.e. low testbench and communication overhead

$$t_{\text{[HDL]}}/t_{\text{[total]}} >> (t_{\text{[HvL]}} + t_{\text{[HVL-HDL]}})/t_{\text{[total]}}$$

30 UVM & Emulation, DVCon Europe 2014, HvdS & EB








#### **Optimizing Performance**

- Reduce communication overhead by optimizing transaction utilization
  - Increasing transaction sizes larger transactions stay inside DUT longer
  - Using SCE-MI pipe-based data shaping
  - Raising abstraction to meta-transactions
  - Maximizing concurrency between simulator and emulator
  - Minimizing fine-grain scoreboarding and memory access frequencies
- Reduce testbench overhead by optimizing simulation performance
  - Heeding file I/O, constraint solving, messaging & macro usage (UVM)
  - Compiling with optimization switches
- Enhance H/W execution by optimizing emulation frequency
  - Improving critical paths
  - Optimizing emulator clock utilization
    - Aligning design clocks (CFR), using inactive edge optimization
  - Maximizing parallelism in BFMs
- Detailed analysis through profiling, linting, etc.


UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidentia










#### **UVM Orthogonal to Co-Emulation**

- Abstraction and reuse principles of UVM should and do apply independent of execution platform
  - ÜVM already advocates absence of timing control and hierarchical accesses (XMRs) for upper "testbench layer" components
     No clock and (especially) unit delays, XMRs
  - UVM already advocates delegation of timing control to lower "transactor layer" components
    - UVM agents, drivers, monitors, responders, masters, slaves
- UVM layering facilitates adherence to co-emulation requirements
  - UVM usage can continue largely per established modeling best practices
     Some notable advanced considerations discussed later
  - Some of the recommendations merely become mandated
     "You shall [not]" instead of "You should [not]"
- Execution platform dependence should be a private transactor matter
  - Front-end untimed transaction-level transactor API need not change
  - Splitting UVM drivers and monitors into proxy + channel + BFM is a localized affair and hence a manageable and sensible added practice

4 UVM & Emulation, DVCon Europe 2014, HvdS & EB







#### "Emulatable" UVM Transactors


- HDL BFM is an SV interface
  - Avoid non-synthesizable modeling constructs
- UVM driver/monitor is the class proxy for the BFM
- UVM proxy can access internal tasks and functions (only) of the BFM via virtual interface – inbound
  - To drive and sample DUT signals
  - To trigger HDL FSM initiation
  - To set HDL configuration parameters
- HDL BFM can access functions (only) of the UVM proxy via "backpointer" class object handle – outbound
  - To provide control and data notifications
- Standard UVM block-to-top reuse continues to apply
  - UVM agent and environment encapsulations are preserved


UVM & Emulation, DVCon Europe 2014, HvdS & EB













#### **UVM – HDL Interface Modeling**

- Communication between untimed UVM and synthesizable HDL partitions must be <u>transaction-based</u>
  - Not cycle-based
- Flexible transaction transport interfaces
  - Reactive:
    - "Remote" function calls between proxy and BFM as discussed for instantaneous configuration, FSM initiation, control, and status
  - Streaming (non-reactive):
     SCE-MI 2 transaction pipes for highly optimized transfers of large amounts of one-way transaction data
- Fully standards-based HVL-HDL interface modeling
  - IEEE SystemVerilog along with Accellera SCE-MI 2 function model and associated performance benefits


9 UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



#### **UVM – HDL Transaction Transport Use Models Host Workstation Emulator (or Simulator)** SV Testbench side "Accelerated" **HDL side SV Channels** DUT SV Virtual Testbench Model Interfaces Model Proxy SV Connect **BFM** Proxy SV Pipes Untimed transactions between TB and/or Choice of 3 transaction Timed signal-level activity optional proxy models and transactor transport use models between DUT and BFMs © 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com GMENIE** UVM & Emulation, DVCon Europe 2014, HvdS & EB









#### **HVL-HDL Transaction Conversion**

- UVM offers virtual pack/unpack methods, though no standard way for implementing packing/unpacking transactions
- Recommend user-defined object conversion methods targeted for optimal HVL-HDL communication modeling and performance

```
import ahb_types_pkg::*;
                                                                       package ahb_types_pkg;
                                     Shared HVL-HDL package
class ahb_seq_item extends uvm_sequence_item;
                                                      Optimization:
function void to_struct(ahb_seq_item_s s);
                                                                       typedef struct packed {
                                                       byte vs. int
  {s.we, s.addr, s.data, s.delay, s.error} =
                                                                          bit we:
                                                                          bit [31:0] addr;
    {this.we, this.addr, this.data, this.delay, this.errox};
                                                                          bit [31:0] data;
endfunction
                                                                          bit [7:0] delay;
                                                                          bit error;
function void from_struct(ahb_seq_item_s s);
                                                                         ahb_seq_item_s;
endfunction
endclass
                      parameter int AHB_SEQ_ITEM_NUM_BITS = $bits(apb_seq_item_s);
                      parameter int AHB_SEQ_ITEM_NUM_BYTES = (APB_SEQ_ITEM_NUM_BITS+7)/8;
                      typedef bit [APB_SEQ_ITEM_NUM_BITS-1:0] ahb_seq_item_vector_t;
                                                                       endpackage
                                                               © 2014 Mentor Graphics Corp. Company Confidential www.mentor.com
UVM & Emulation, DVCon Europe 2014, HvdS & EB
```

## **Example UVM Monitor**

Same idea, but ...


```
import ahb_types_pkg::*;
                                                       interface ahb_monitor_bfm(ahb_if pins);
                                                       import ahb_types_pkg::*;
task ahb_monitor::run_phase(uvm_phase phase);
 bfm.wait_for_reset();
  forever begin
                                                       task sample(output ahb_seq_item_s req);
    ahb_seq_item_s req_s;
                                                         @(negedge pins.clk);
    bfm.sample(req_s);
req.from_struct(req_s);
                                                         // Sample request on pin i/f
    ap.write(req);
                                                       endtask
   end
endtask
                                                       endinterface
```

- **But** more natural to have the monitor BFM "push" instead of the proxy "pull" transactions out
  - Let BFM be initiator calling proxy function through back-pointer
- Can yield much better performance for UVM analysis traffic
  - Outbound void functions are one-way non-blocking calls that do not require emulator clock stoppage

44 UVM & Emulation, DVCon Europe 2014, HvdS & EB







# BFM – Proxy Binding: uvm\_config\_db::set HDL-side can "register" a BFM interface handle in the UVM configuration database

- Right where the BFM is instantiated, i.e. in HDL top or below in agent BFM if used
- Use a unique string as registration "key" to be used to access the virtual BFM interface later from the UVM testbench domain
  - E.g. the hierarchical BFM instance path

```
module hdl_top();
                                               module hdl_top();
ahb_monitor_bfm ahb_mon (ahb_if);
                                                ahb_monitor_bfm ahb_mon (ahb_if);
initial begin
                                               initial begin
  import uvm pkg::uvm config db;
  uvm_config_db #(virtual ahb_monitor_bfm)::
                                                 uvm_config_db #(virtual ahb_monitor_bfm)::
    ahb_mon);
                                                 end
endmodule
                                               endmodule
                Registration key as combination of
                inst_name and field_name strings
                                                           © 2014 Mentor Graphics Corp. Company Confidential www.mentor.com
                                                                                      Graphics
UVM & Emulation, DVCon Europe 2014, HvdS & EB
```



#### BFM - Proxy Binding: uvm\_config\_db::get

- UVM domain can retrieve the virtual BFM interface from the UVM configuration database with the given registration key
- Typically done via the corresponding agent's configuration object at testbench top with a global bird's eye view of the entire environment
  - Get virtual interface from uvm\_config\_db and assign to a config object member
  - Register the config object in the UVM config database per usual
  - Retrieve the config object in the agent, and extract the virtual interface

7 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



## **Streaming vs Reactive Transactions**

- Reactive transactions (what we've seen so far):
  - Sending or receiving data "instantaneously", in one simulation delta-time
     Caller and callee
  - May be dependent on the current state of the testbench and/or DUT
  - SV virtual interface (BFM) and class handle (proxy) based function calls
     For SVTB/UVM only; alternative to SV-DPI imports/exports
  - Examples: register loads, interrupt responses, sending data that needs to be consumed immediately
- Streaming transactions:
  - Producer and consumer of data are largely decoupled
  - Little or no dependence on state
    - D[N+1] does not depend on result of sending D[N]
  - Examples: Audio, Video, Ethernet traffic
  - Semantics of control transfer is defined by the intermediary
    - SCEMI 2.x pipes
  - Additional notes:
    - All streaming transactions can be built from reactive transactions
    - Co-emulation solution creates buffers and other invisible infrastructure


UVM & Emulation, DVCon Europe 2014, HvdS & EB





#### **SCEMI 2 Transaction Pipes – Overview**

- Accelera SCEMI 2.x pipes specifically address <u>transaction streaming</u>, <u>data-shaping</u> and <u>variable length messaging</u>
  - A transaction payload is represented as a variable number of fixed-sized bit-vector elements
  - Deferred visibility semantics can give optimized performance for specific scenarios if used right
- HVL and HDL sides call APIs to read/write from/to a pipe
  - Blocking and non-blocking send/receive calls
- Pipes are unidirectional
  - Input pipes allow data flow from HVL to HDL (proxy to BFM)
  - Output pipes allow data flow from HDL to HVL (BFM to proxy)



Produce identical results in simulation & emulation

HVL PROXY Output Pipe BFM


UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 

Ment

#### **SCEMI 2 Transaction Pipes – Basic Usage** Input pipe handle in driver proxy on testbench side bound to SCEMI input import scemi pipes pkg::\*; #(.BYTES PER ELEMENT(<1>), pipe in HDL-side BFM with large depth .PAYLOAD MAX ELEMENTS(<1>), class some driver .BUFFER MAX ELEMENTS(<32>). extends uvm\_driver #(some\_seq\_item) in pipe (<user clk>); mi\_static\_input\_pipe #(16,1,400) req\_pipe; interface some driver bfm(some if pins); emi\_input\_pipe #(16,1,400) in\_pipe(pins.clk); function connect\_phase(uvm\_phase phase); req pipe = new({cfg.hdl bfm path, ".in pipe"}); endfunction 16 bytes can be processed in one cycle task run(); bit[127:0] data; virtual task run\_phase(uvm\_phase phase); fork bfm.run(); join\_none int ne\_valid; forever begin seq\_item\_port.get\_next\_item(req); bit eom; forever begin seq\_item\_port.item\_done(); end assert (ne\_valid == 1); endtask // Process data virtual protected task put (REQ req); if (eom == 1) req.to\_struct(req\_s); end req\_pipe.send\_bits(.num elements(1), req\_s, .eom(1)); eom evaluates to true for endtask last element in a message Can also use scemi\_dynamic\_input\_pipe::send\_bytes endcla with open array ref byte unsigned data[] instead of fixed ndinterface size vector bit [STATIC\_PAYLOAD\_MAX\_BYTES\*8-1:0] data © 2014 Mentor Graphics Corp. Company Confidential www.mentor.com **GMenter** UVM & Emulation, DVCon Europe 2014, HvdS & EB









#### **UVM & Emulation Flow Summary**

- Employ two distinct UVM and HDL top level modules
  - UVM top must be untimed; HDL top must be synthesizable for emulation
    - DUT, pin interfaces, and clock/reset logic can be largely preserved
    - Upper testbench layers should remain (largely) unaffected
  - Separate file lists for compilation required too!
- Split UVM drivers/monitors into untimed UVM proxies and timed HDL BFMs
  - BFMs are modeled as SV interfaces accessing separate SV pin interface
    - Implemented using implicit FSMs and other "RTL++" constructs
    - Used for testbench-HDL binding instead of (virtual) pin interfaces
  - Proxies encapsulate intra-transactor communication
    - Hide BFM tasks and functions which are visible only to the proxy
    - Represent interface to upper UVM testbench layers (remains unchanged)
       Are generally light-weight, implementing basic threads to pass generated
  - UVM stimulus to HDL side, and observed HDL responses back to UVM side

     Transaction objects must be converted to/from synthesizable BFM task and function arguments
    - Internal to UVM proxies, e.g. using "to\_struct" and "from\_struct" methods
- Tune UVM-HDL communication interface for optimal performance
  - Reactive vs. streaming, inbound vs. outbound, one-way vs. two-way
  - E.g. increased transaction sizes, SCEMI data-shaping features, ...

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 




#### **Advanced UVM Co-Emulation Considerations**


- Topology of HDL BFMs cannot be elaborated dynamically
  - But HVL proxies can control (suspend, resume) model behavior dynamically, i.e. self-starting HDL threads can be avoided
  - Or can use shared package of static test parameters along with SV generate constructs to control common topology among both HVL and HDL sides
- HDL BFMs cannot be created using UVM factory
  - But HVL proxies can
- HDL BFMs cannot be configured and controlled by UVM configuration mechanism
  - But HVL proxies can
- HDL BFMs can contain SystemVerilog cover groups too
  - Basic data-oriented functional coverage inside BFMs to complement normal UVM domain coverage

UVM & Emulation, DVCon Europe 2014, HvdS & EB





















































### **Co-Emulation Performance for Network Chip**

Pure simulation time vs. Veloce runtime				
T die omidie	1011 111110 101 1	Veloce		
	Simulation	Wall Clock	Speed Up	
Number of Packets	ime (sec)	Time (sec)	(X factor)	
1	280	5.7	49	
5	1473	16.7	88	
10	2572	26.4	97	
100	25720*	231.6	111*	
1000	257200*	2321.2	111*	

<sup>\*</sup> Extrapolated

		Comments
		Frequency for fastest
Compiled frequency	1.2 Mhz	user clock
Capacity	5 Crystals	16 Crystals per AVB

69 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 

-Menio

**GMENIE** 

#### **Accelerating Multimedia SoC Sub-System of Wireless Design** Speedup Veloce Over **Original Configuration** Configuration Simulation Phase Original TBX/Veloce native Questa (seconds) (hours) (seconds) (CPS) (X factor) Phase I 2.93 10542 439 Phase II 1.21 4352 742 522795 870 Phase III 0.06 3472 204 5.10 46 399 18366 56839 Overall 5 hour simulation-46 second emulation 400X speedup One testbench for simulation and acceleration



© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 

UVM & Emulation, DVCon Europe 2014, HvdS & EB

#### **Further Results/Examples**

High Performance Networking

Full UVM/VIP/etc

Design 1 (suite of tests)	171X - 268X
Design 2 (suite of tests)	250x - 317X

- Multi-CPU subsystem
  - ReUsed in multiple designs
  - 51X

UVM & Emulation, DVCon Europe 2014, HvdS & EB

) 2014 Mentor Graphics Corp. Company Confident vww.mentor.com



Gřáphič



577



### **Collateral for Further Learning**

- Verification Academy
  - Course: SystemVerilog Testbench Acceleration
  - https://verificationacademy.com/courses/systemverilog-testbench-acceleration
    - UVM Cookbook: Testbench Acceleration through Co-Emulation https://yerificationacademy.com/cookbook/emulation
- Publications
  - MGC 2014: "From Simulation to Emulation A Fully Reusable UVM Framework"
     www.mentor.com/products/fv/resources/overview/from-simulation-to-emulation-a-fully-reusable-uvm-framework-0def891c-ab7a-453d-b079-2c99584650
  - <u>IJVLSIDCS 2013:</u> "Accelerating SystemVerilog UVM-based VIP to Improve Methodology for Verification of Image Signal Processing Designs Using HW Emulator"
  - DVCon 2013/TechOnLine: "Unifying Hardware Assisted Verification and Validation using UVM and Emulation"
  - www.techonline.com/electrical-engineers/education-training/tech-papers/4425340/Unifying-Hardware-Assisted-Verification-and-Validation-Using-UVM-and-Emulativ

     DAC 2012: "Development of a Unified Platform for Accelerated SoC Verification and Validation"

    https://siamazonaws.com/verificationhorizons.verificationacademy.com/volume-9 issue-1/articles/stream/bringing-verification-and-validation-under-one-umbrella\_vh-v-9-13.60 |

    www.techonline.com/electrical-engineers/education-training/tech-papers/4425340/Unifying-Hardware-Assisted-Verification-and-Validation-Using-UVM-and-Emulativ

    DAC 2012: "Development of a Unified Platform for Accelerated SoC Verification and Validation-Using-UVM-and-Emulativ

    https://dx.doi.org/10.1006/10.
  - MGC 2012: "Simulation + Emulation = Verification Success"
  - <u>TechOnLine India, 2011</u>: "Taking Verification Productivity to the Next Level"

  - <u>werficationary werficationacademy.com/volume-7\_issue-2/articles/stream/a-methodology-for-hardware-assisted-acceleration-of-own-and-uvm-testbenches vhy2-12.pdf</u>
  - DVCon 2008: "An Acceleratable OVM Methodology based on SCE-MI 2"
     www.mentor.com/products/fv/resources/overview/an-acceleratable-ovm-methodology-based-on-sce-mi-2-ae7634ed-5672-4d8a-aa6a-3542451778d8

3 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential **www.mentor.com** 



## Summary

- UVM offers proven verification productivity through reuse
- Creating an emulation-ready UVM testbench requires architecture considerations but performance benefits are substantial
- Your next UVM project should be architected for simulation and emulation portability to boost block-to-system verification productivity







Architecting SystemVerilog UVM Testbenches for Simulation-Emulation Portability to Boost Block-to-System Verification Productivity



