

## UVM & Emulation

### Architecting SystemVerilog UVM Testbenches for Simulation-Emulation Portability to Boost Block-to-System Verification Productivity

Hans van der Schoot, Ph.D.  
Emulation Technologist  
Mentor Emulation Division  
hans\_vanderschoot@mentor.com

Ellie Burns-Brookens  
Simulation Product Manager  
Design Verification Technology  
ellie\_burns@mentor.com



© 2014 Mentor Graphics Corporation


© Accellera Systems Initiative



## Agenda

- Introduction
- Fundamentals of Hardware-Assisted Testbench Acceleration
- Unified Testbench Architecture & Methodology for UVM Acceleration
- Unified Paradigm for Transaction-Based Coverage, Assertions & Debug
- Results & Wrap Up
- Q & A





## Verification Productivity



- Electronics systems companies need dramatic improvements in verification productivity
- Adoption of UVM for increased verification productivity
  - Faster to develop reusable testbenches and automated tests
- UVM-based verification reuse from block to sub-system to system level




5 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## UVM Harnesses SystemVerilog and TLM into a Reuse Methodology



- Vertical Reuse
  - From block to system in a single project
- Horizontal Reuse
  - Reuse of modules, libraries across projects
- Platform Reuse
  - Reuse of testbenches, assertions and coverage across tools
  - **Must be able to reuse on emulation platform**






6 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com











## Co-Emulation 101



- All components mapped into emulator must be written in a language subset synthesizable by a logic synthesis tool
- Simulation testbench must be untimed with all operations event-driven
- Interaction between simulator and emulator must be at transaction level to prevent simulation environment from being a bottleneck
  - I.e. not co-simulation
  - Transactions passed each way must be made up of simple integral types though – e.g. cannot be classes
- Clear split must exist between testbench running in simulator and logic running in emulator
  - Separate “top level” hierarchies to allow them to be processed separately

12 UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com











## Co-Emulation: Key Concepts


- Single testbench for simulation and acceleration
  - DUT and BFM “execution” runs in simulator or emulator
  - Testbench “generation”, “checking” and “coverage” runs in simulator
  - Maintains simulation-based verification features and methodologies
- Testbench partitioned into two separated domains – 2 tops
  - Timed/synthesizable DUT + BFMs, and clk/rst generation (HDL side)
  - Untimed testbench generation and analysis code (HVL/TB side)
- Transaction-based communication between two domains
  - Infrequent information-rich transactions between domains let emulator run at full speed with fewer interruptions
    - As opposed to cycle-based signal-level exchanges
  - Transactions are task/function calls
    - Reactive communication via cross-domain function/task calls
    - Buffered communication via SCE-MI 2 pipes for streaming applications
  - Domains bound together using SV virtual interfaces or SV-DPI

19 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Partitioning of Testbench



### Main considerations

- Testbench architecture
- HVL-side modeling
- HDL-side modeling
- HVL-HDL communication
- Performance

20 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Dual Domain Testbench Architecture

### HVL/TB Side

1. **Untimed**
2. Behavioral
3. Class-based
4. Dynamic
5. **Communication with HDL side only through transactors**
6. Programming optimization techniques dictate performance
7. Changes don't cause emulation recompile
8. Standards like UVM apply
9. Verification engineer's comfort zone

### HDL Side

1. Timed
2. **Synthesizable**
3. Module/interface based
4. Static
5. **Communication with HVL side only through transactors**
6. Synthesis skill and transactor design dictate performance
7. Changes may require emulation recompile
8. XRTL and synthesis standards apply
9. ASIC designer's comfort zone

21 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Untimed Testbench

- No # delays
- No clocks – e.g. *@(posedge clk)*
- No waits for fixed time intervals – e.g. *wait(1 ns)*
- All thread synchronization is via abstract events, not by time advance
  - Semaphore posts
  - Transactions arriving on data channels
  - Blocking reads on streaming pipes
  - Returns of blocking calls to the HDL side
- Testbench is still “time aware” and can access variables like *\$time*
- Testbench can indirectly control time advancement
  - Initiating “remote” HDL task or function calls, i.e. HDL advances time while HVL thread blocks
  - Waiting for responses/notifications from HDL side
  - Time advance is monitored by a transactor (an HDL clock counter)

22 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Inside the Emulator

- It's actual hardware
- Must get synthesized into gates
  - Static, i.e. functionality cannot be added or changed at runtime
- SystemVerilog classes are not synthesizable
- Most advanced SystemVerilog testbench constructs are not synthesizable
  - Classes, processes, program blocks
  - Clocking blocks, fork-join
  - Dynamically-sized arrays (dynamic, associative, or queues)
- Processes actually run concurrently in the hardware
- Memories have limited number of ports
- Runs many times faster (MHz vs kHz speeds)

23 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Effective HDL Modeling

- Development of synthesizable HDL BFM's facilitated thru familiar modeling with behavioral language constructs
  - "RTL++" (i.e. XRTL)
    - Implicit FSMs, initial code blocks, named events/waits, behavioral clock & reset, force/release, system tasks, memory arrays, (virtual) interfaces, assertions, coverage
  - SCE-MI 2 based reactive function calls and streaming pipes
- Fully standards-based modeling with IEEE P1800 SystemVerilog and Accelera SCEMI 2.x
  - BFM's, checkers and monitors run unmodified in any standard compliant EDA tool
- Synthesizable HDL models must run at full emulator clock rate for high performance

24 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Transaction-Based Communication

- Transaction level communication between HVL and HDL side is by function/task calls that represent transactions
  - Like traditional BFM-style
- BFM functions/tasks provided by SV interface or module on HDL side and invoked from HVL side
  - No direct access to HDL-side signals/pins from HVL side
    - Only within HDL side
  - No direct access to HVL-side data variables from HDL side
  - No shared variables across the HVL-HDL boundary
  - Argument types must be synthesizable data types
- Note: SV interface for BFM encapsulation enables familiar access from SV HVL side using virtual interface
  - Do not merge BFM with SV pin interface for reuse purposes

25


UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Transactors – Co-Emulation Building Blocks

HDL BFM + HVL Proxy + HVL-HDL Channel




26

UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com




## Reactive Communication – SV-VIF



## Reactive Communication – SV-DPI



## Streaming Communication – SCEMI Pipes



29

UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Co-Emulation Performance

■ Total run-time =  $t_{[HDL]} + t_{[HVL]} + t_{[HVL-HDL]}$

■ H/W or S/W bound?



- Co-emulation can start and stop the design clocks (clk)
  - Design clocks are derived from free running emulator clock (Uclock)
  - Design clocks stop during testbench and communication activity

■ Want H/W bound – “healthy” throughput

- Design clocks active high % of time, i.e. low testbench and communication overhead

$$t_{[HDL]} / t_{[total]} \gg (t_{[HVL]} + t_{[HVL-HDL]}) / t_{[total]}$$

30

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Optimizing Performance

- Reduce communication overhead by optimizing transaction utilization
  - Increasing transaction sizes – larger transactions stay inside DUT longer
  - Using SCE-MI pipe-based data shaping
  - Raising abstraction to meta-transactions
  - Maximizing concurrency between simulator and emulator
  - Minimizing fine-grain scoreboarding and memory access frequencies
- Reduce testbench overhead by optimizing simulation performance
  - Heeding file I/O, constraint solving, messaging & macro usage (UVM)
  - Compiling with optimization switches
- Enhance H/W execution by optimizing emulation frequency
  - Improving critical paths
  - Optimizing emulator clock utilization
    - Aligning design clocks (CFR), using inactive edge optimization
  - Maximizing parallelism in BFM
- Detailed analysis through profiling, linting, etc.


31 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
[www.mentor.com](http://www.mentor.com)



## UVM & CO-EMULATION






### UVM Orthogonal to Co-Emulation

- Abstraction and reuse principles of UVM should and do apply independent of execution platform
  - UVM already advocates absence of timing control and hierarchical accesses (XMRs) for upper “testbench layer” components
    - No clock and (especially) unit delays, XMRs
  - UVM already advocates delegation of timing control to lower “transactor layer” components
    - UVM agents, drivers, monitors, responders, masters, slaves
- UVM layering facilitates adherence to co-emulation requirements
  - UVM usage can continue largely per established modeling best practices
    - Some notable advanced considerations discussed later
  - Some of the recommendations merely become mandated
    - “You shall [not]” instead of “You should [not]”
- Execution platform dependence should be a private transactor matter
  - Front-end untimed transaction-level transactor API need not change
  - Splitting UVM drivers and monitors into proxy + channel + BFM is a localized affair and hence a manageable and sensible added practice


34 UVM & Emulation, DVCon Europe 2014, HvdS & EB    
 © 2014 Mentor Graphics Corp. Company Confidential    
 www.mentor.com    
 Mentor Graphics




## "Emulatable" UVM Transactors

- HDL BFM is an SV interface
  - Avoid non-synthesizable modeling constructs
- UVM driver/monitor is the class proxy for the BFM
- UVM proxy can access internal tasks and functions (only) of the BFM via virtual interface – inbound
  - To drive and sample DUT signals
  - To trigger HDL FSM initiation
  - To set HDL configuration parameters
- HDL BFM can access functions (only) of the UVM proxy via "backpointer" class object handle – outbound
  - To provide control and data notifications
- Standard UVM block-to-top reuse continues to apply
  - UVM agent and environment encapsulations are preserved

## “Emulatable” UVM Agents



## Vertical Reuse in Dual Top UVM Framework



## UVM – HDL Interface Modeling

- Communication between untimed UVM and synthesizable HDL partitions must be transaction-based
  - Not cycle-based
- Flexible transaction transport interfaces
  - Reactive:  
“Remote” function calls between proxy and BFM as discussed for instantaneous configuration, FSM initiation, control, and status
  - Streaming (non-reactive):  
SCE-MI 2 transaction pipes for highly optimized transfers of large amounts of one-way transaction data
- Fully standards-based HVL-HDL interface modeling
  - IEEE SystemVerilog along with Accellera SCE-MI 2 function model and associated performance benefits


39

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## UVM – HDL Transaction Transport Use Models




40

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Example UVM Driver




41 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Keeping with Transaction Objects

- Classes and other non-synthesizable types should not be used as HDL BFM function/task argument types
  - Ok for simulation, not for emulation
- HVL side can explicitly convert between transaction objects and suitable packed-type representations for BFM function/task arguments
  - E.g. packed structs




42 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## HVL-HDL Transaction Conversion

- UVM offers virtual pack/unpack methods, though no standard way for implementing packing/unpacking transactions
- Recommend user-defined object conversion methods targeted for optimal HVL-HDL communication modeling and performance




43 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Example UVM Monitor

- Same idea, but ...




- **But** more natural to have the monitor BFM "push" instead of the proxy "pull" transactions out
  - Let BFM be initiator calling proxy function through back-pointer
- Can yield much better performance for UVM analysis traffic
  - Outbound void functions are one-way non-blocking calls that do not require emulator clock stoppage

44 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Preferred UVM Monitor




45 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## BFM – Proxy Binding: uvm\_config\_db::set

- HDL-side can “register” a BFM interface handle in the UVM configuration database
  - Right where the BFM is instantiated, i.e. in HDL top or below in agent BFM if used
- Use a unique string as registration “key” to be used to access the virtual BFM interface later from the UVM testbench domain
  - E.g. the hierarchical BFM instance path



46 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## BFM – Proxy Binding: uvm\_config\_db::get

- UVM domain can retrieve the virtual BFM interface from the UVM configuration database with the given registration key
- Typically done via the corresponding agent's configuration object at testbench top with a global bird's eye view of the entire environment
  - Get virtual interface from uvm\_config\_db and assign to a config object member
  - Register the config object in the UVM config database per usual
  - Retrieve the config object in the agent, and extract the virtual interface

```
import uvm_pkg::*;
class ahb_configuration extends
    parameterized_agent_configuration_base#(TRANS_T(ahb_seq_item));
    ...

    virtual interface ahb_monitor_bfm ahb_mon_bfm;

    virtual function void configure_interface(..., string bfm_interface_name);
    if (!uvm_config_db #(virtual ahb_monitor_bfm)::get(
        null, "VIRTUAL_INTERFACES", bfm_interface_name, ahb_mon_bfm)
        `uvm_error(...)
    );
```

Retrieving the virtual interface handle from  
uvm\_config\_db into the configuration object

47 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Streaming vs Reactive Transactions

- Reactive transactions (what we've seen so far):
  - Sending or receiving data "instantaneously", in one simulation delta-time
    - Caller and callee
  - May be dependent on the current state of the testbench and/or DUT
  - SV virtual interface (BFM) and class handle (proxy) based function calls
    - For SVTB/UVM only; alternative to SV-DPI imports/exports
  - Examples: register loads, interrupt responses, sending data that needs to be consumed immediately
- Streaming transactions:
  - Producer and consumer of data are largely decoupled
  - Little or no dependence on state
    - D[N+1] does not depend on result of sending D[N]
  - Examples: Audio, Video, Ethernet traffic
  - Semantics of control transfer is defined by the intermediary
    - SCEMI 2.x pipes
  - Additional notes:
    - All streaming transactions can be built from reactive transactions
    - Co-emulation solution creates buffers and other invisible infrastructure

48 UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com





## SCEMI 2 Transaction Pipes – Overview

- Accelera SCEMI 2.x pipes specifically address transaction streaming, data-shaping and variable length messaging
  - A transaction payload is represented as a variable number of fixed-sized bit-vector elements
  - Deferred visibility semantics can give optimized performance for specific scenarios if used right
- HVL and HDL sides call APIs to read/write from/to a pipe
  - Blocking and non-blocking send/receive calls
- Pipes are unidirectional
  - Input pipes allow data flow from HVL to HDL (proxy to BFM)
  - Output pipes allow data flow from HDL to HVL (BFM to proxy)
- Pipes are deterministic
  - Produce identical results in simulation & emulation



49 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## SCEMI 2 Transaction Pipes – Basic Usage

```

import scemi_pipes_pkg::*;

class some_driver
  extends uvm_driver #(some_seq_item);
  ...
  scemi_static_input_pipe #(16,1,400) req_pipe;
  ...
  function connect_phase(uvm_phase phase);
    ...
    req_pipe = new({cfg.hdl_bfm_path, ".in_pipe"});
  endfunction

  virtual task run_phase(uvm_phase phase);
    fork bfm.run(); join_none
    forever begin
      seq_item_port.get_next_item(req);
      put(req);
      seq_item_port.item_done();
    end
  endtask

  virtual protected task put(REQ req);
    ...
    req.to_struct(req_s);
    req_pipe.send_bits(.num_elements(1), req_s, .eom(1));
  endtask
endclass
        
```

**Input pipe handle in driver proxy on testbench side bound to SCEMI input pipe in HDL-side BFM with large depth**

```

scemi_input_pipe
  #(BYTES_PER_ELEMENT(<1>),
  .PAYLOAD_MAX_ELEMENTS(<1>),
  .BUFFER_MAX_ELEMENTS(<32>),
  in_pipe(<user_clk>);
        
```

```

interface some_driver_bfm(some_if pins);

  scemi_input_pipe
    #(16,1,400) in_pipe(pins.clk);
  ...

  task run();
    bit[127:0] data;
    int ne_valid;
    bit eom;
    forever begin
      in_pipe.receive(1, ne_valid, data, eom);
      assert(ne_valid == 1);
      // Process data
      ...
      if (eom == 1)
        ...
    end
  endtask
endinterface
        
```

**Each call reads 1 element of 16 bytes; 16 bytes can be processed in one cycle**

**eom evaluates to true for last element in a message**

**Can also use scemi\_dynamic\_input\_pipe::send\_bytes with open array ref byte unsigned data[] instead of fixed size vector bit [STATIC\_PAYLOAD\_MAX\_BYTES\*8-1:0] data**

50 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## SCEMI 2 Transaction Pipes – Basic Usage

```

import scemi_pipes_pkg::*;

class some_monitor extends uvm_monitor
    scemi_static_output_pipe #(16,1,400) rsp_pipe;
    ...
function connect_phase(uvm_phase phase);
    ...
    rsp_pipe = new((cfg.hdl_bfm_path, ".out_pipe"));
endfunction

virtual task run_phase(uvm_phase phase);
    fork bfm.run(); join_none
    forever begin
        get(rsp);
        ap.write(rsp)
    end
endtask

virtual protected task get(output RSP rsp);
    ...
    rsp_pipe.receive_bits(1,ne_valid,rsp_s,eom);
    assert(ne_valid == 1);
    assert(eom == 1);
    rsp.from_struct(rsp_s);
endtask
endclass
        
```

```

scemi_output_pipe
    #(BYTES_PER_ELEMENT(<1>),
    .PAYLOAD_MAX_ELEMENTS(<1>),
    .BUFFER_MAX_ELEMENTS(<32>),
    out_pipe (<user_clk>);

interface some_monitor_bfm(some_if pins);
    scemi_output_pipe
        #(16,1,400) out_pipe(pins.clk);
    ...
    task run();
        bit[127:0] data;
        forever begin
            // Compute response data
            ...
            out_pipe.send(.num_elements(1),
                data,
                .eom(1));
            num_responses++;
            if (num_responses == 10)
                out_pipe.flush();
        end
    endtask
endinterface
        
```

**Output pipe handle in monitor proxy on testbench side bound by hierarchical path to SCEMI output pipe in HDL-side BFM with large depth**

**Each call writes 1 element of 16 bytes; 16 bytes can be processed in one cycle**

**eom set to true for last element in a message**

**Can also use scemi\_dynamic\_output\_pipe::receive\_bytes with open array ref byte unsigned data[] instead of fixed size vector bit [STATIC\_PAYLOAD\_MAX\_BYTES\*8-1:0] data**

UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com

## SCEMI 2 Transaction Pipes – Additional Usage


- Pipes are particularly useful in case of large or variable-length transactions
  - How else to transfer a dynamic payload modeled as SV queue or dynamic array?
  - Pipes break payload into smaller fixed-size elements for transfer **Open Array**
  - BFM's consume/produce payload a specified number of elements at a time

```

byte open_array [];
pipe.send_bytes(.num_elements(open_array.size()/16),
    .data(open_array),
    .eom(1));
        
```

**wide array send in a single call using a "dynamic" pipe**

- Pipes can have a different width at one end than the other for data-shaping
  - Wide send end - narrow receive end
  - Narrow send end - wide receive end
  - Makes optimal use of channel bandwidth



## UVM & Emulation Flow Summary

- Employ two distinct UVM and HDL top level modules
  - UVM top must be untimed; HDL top must be synthesizable for emulation
    - DUT, pin interfaces, and clock/reset logic can be largely preserved
    - Upper testbench layers should remain (largely) unaffected
  - Separate file lists for compilation required too!
- Split UVM drivers/monitors into untimed UVM proxies and timed HDL BFM
  - BFM are modeled as SV interfaces accessing separate SV pin interface
    - Implemented using implicit FSMs and other “RTL++” constructs
    - Used for testbench-HDL binding instead of (virtual) pin interfaces
  - Proxies encapsulate intra-transactor communication
    - Hide BFM tasks and functions which are visible only to the proxy
    - Represent interface to upper UVM testbench layers (remains unchanged)
    - Are generally light-weight, implementing basic threads to pass generated UVM stimulus to HDL side, and observed HDL responses back to UVM side
  - Transaction objects must be converted to/from synthesizable BFM task and function arguments
    - Internal to UVM proxies, e.g. using “to\_struct” and “from\_struct” methods
- Tune UVM-HDL communication interface for optimal performance
  - Reactive vs. streaming, inbound vs. outbound, one-way vs. two-way
  - E.g. increased transaction sizes, SCEMI data-shaping features, ...

53 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Advanced UVM Co-Emulation Considerations


- Topology of HDL BFMs cannot be elaborated dynamically
  - But HVL proxies can control (suspend, resume) model behavior dynamically, i.e. self-starting HDL threads can be avoided
  - Or can use shared package of static test parameters along with SV generate constructs to control common topology among both HVL and HDL sides
- HDL BFMs cannot be created using UVM factory
  - But HVL proxies can
- HDL BFMs cannot be configured and controlled by UVM configuration mechanism
  - But HVL proxies can
- HDL BFMs can contain SystemVerilog cover groups too
  - Basic data-oriented functional coverage inside BFMs to complement normal UVM domain coverage

54 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Mentor UVM Framework – Directory Structure



55 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Mentor UVM Framework – Interface Packages

```
interface_packages
|-- ahb_pkg.sv
|-- ahb_pkg_hdl.sv
|-- src
    |-- ahb_configuration.svh
    |-- ahb_driver.svh
    |-- ahb_driver_bfm.sv
    |-- ahb_if.sv
    |-- ahb_monitor.svh
    |-- ahb_monitor_bfm.sv
    |-- ahb_sequence_lib.svh
    |-- ahb_transaction.svh
    |-- ahb_transaction_coverage.svh
    |-- ahb_typedefs.svh
    |-- ahb_typedefs_hdl.svh
    |-- reg2ahb_adapter.svh
```

\*.svh files are generally HVL files implementing classes, or shared HVL-HDL files implementing common parameters or typedefs.



These are included inside packages (hence the .svh extension).



\*\_if.sv, \*\_bfm.sv and \*\_hdl.sv(h) files are HDL files respectively implementing pin interfaces, BFM interfaces, and synthesizable typedefs with packages etc. (shown in red)

56 UVM & Emulation, DVCon Europe 2014, HvdS & EB


© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com







## Functional Coverage and Assertions



- **Assertions**
  - Broad language and constructs
  - SVA, PSL, OVL
- **Functional coverage**
  - Cover groups, points, bins, and crosses
  - Cover properties
- **Single UCDB file for testbench, transactors and DUT coverage**


61 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Using Assertions/Coverage with Questa and Veloce

*Unified UCDB gives one place to store and analyze metrics*




- **Same assertions and coverage – results go into Mentor UCDB**
  - Capacity-wise coverage in Veloce – instruments only covergroups not at 100%
- **Questa verification management – 100s of man years in analysis tools**

62 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Questa Verification IP




63 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## Veloce Accelerated Verification IP



64 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com






## Low Power Verification

*Unified from block to system*

- Leakage power reduction is key in low-power design
- Chief aspects of power management
  - Power shut-off
  - Isolation
  - Retention
  - Corruption
  - Multiple voltages
  - Level shifters
- Unified Power Format (UPF)
  - Power management defined independent of design
  - UPF 2.1



65 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com




## Unified Debug for Questa and Veloce

*Maximize performance and still have ease of use*

### Visualizer

**Questa**




- Same debugger in simulation or emulation
- Unified debugger for simulation acceleration – Questa running testbench and Veloce running DUT
- Emulator savvy, easy, powerful and FAST

66 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com





## Co-Emulation Performance for Network Chip

Pure simulation time vs. Veloce runtime			
Number of Packets	Simulation ime (sec)	Veloce Wall Clock Time (sec)	Speed Up (X factor)
1	280	5.7	49
5	1473	16.7	88
10	2572	26.4	97
100	25720*	231.6	111*
1000	257200*	2321.2	111*

\* Extrapolated

		Comments
Compiled frequency	1.2 Mhz	Frequency for fastest user clock
Capacity	5 Crystals	16 Crystals per AVB

## Accelerating Multimedia SoC Sub-System of Wireless Design

Simulation Phase	Original Configuration native Questa			Veloce Configuration TBX/Veloce		Speedup Over Original
	(hours)	(seconds)	(CPS)	(seconds)	(CPS)	
Phase I	2.93	10542	0	24	0	439
Phase II	1.21	4352	742	5	522795	870
Phase III	0.06	3472	0	17	0	204
Overall	5.10	18366	176	46	56839	399

5 hour simulation

46 second emulation

400X speedup

One testbench for simulation and acceleration

## Further Results/Examples

- High Performance Networking
  - Full UVM/VIP/etc

Design 1 (suite of tests)	171X - 268X
Design 2 (suite of tests)	250x - 317X

- Multi-CPU subsystem
  - ReUsed in multiple designs
  - 51X

71 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
www.mentor.com



## ST Microelectronic Success Story

- Previous acceleration T.A.T
  - 3-4 weeks effort
- ST deployed Questa & Veloce
  - UVM, VIP, TBX
- Current Questa to Veloce T.A.T
  - A few hours

Co-emulation will be essential moving ahead, largely because it is a much more efficient way to approach verification. Specifically, it provides a much better way to accelerate simulation while preserving familiar testbench architecture and methodologies.

Alberto Allara, Engineering Manager, ST Microelectronics

### Simulation + Emulation = Verification Success

If you haven't noticed it's the age of the SoC, though it wasn't always so. Consider the example of personal computing, an era quickly fading into history according to many. Once upon a time, using a computer meant sitting in front of a desktop PC powered by several chips — CPU, GPU, north/southbridge, controllers for USB and ethernet ports, and so on. Now, it's likely that your first encounter with a computer each day is tapping the screen of a smartphone in which a single SoC handles most functions. And SoCs are proliferating for beyond smartphones and tablets into everything from gaming consoles to networking gear to cars, airplanes and satellites.

Because SoCs are generally associated with reduced system complexity and cost, and also relatively compact footprints, the monolithic chips are good

also can be purchased and tweaked or built from scratch. Essentially the paradox of choice kicks in — more options about the way to solve a given problem eventually can lead to engineering anxiety and almost always slows things down.

*"It's not enough to just say 'go to the emulator,' because too often this means making radical changes to the verification environment, a problem I've experienced on other projects. What we wanted to do was to take the same verification environment that we have in simulation and use it, with only small modifications, on the emulator."*

— LAMARCO SALINARI, ST SOC VERIFICATION ENGINEER

The second reason has to do with Moore's Law, which continues to plod ahead, seemingly oblivious to regular reports of its impending demise. According to the 2012 Wilson Research Group Functional Verification Study sponsored by Mentor Graphics, about a third of new chip designs target a faster

### CUSTOMER PROFILE

STMicroelectronics is one of the world's largest semiconductor companies with net revenue of US\$ 8.46 billion in 2012. Offering one of the industry's broadest product portfolios, ST serves customers across the spectrum of electronic applications with innovative semiconductor solutions.

### Design Challenge

Understand and benchmark a combination of ARM components at the heart of a new SoC reference design with a verification environment that links software-based simulation and hardware-based emulation in a common flow.

### Solution

- Use Mentor Graphics verification IP (VIP) when building a testbench for the Questa Advanced Simulator.
- Connect this testbench to a Veloce emulation system via Testbench IP (TBI) co-emulating software.
- Separate all blocks of design code into two formats — synthesizable code, including all RTL, for running on the emulators, and all other modules that ran on the HDL portion of the environment on the simulator (which is connected to the emulator).
- Work with Mentor Graphics to fine-tune the new co-emulation verification environment, which requires that all SoC components be mapped exactly like one way in simulation and emulation.



www.mentor.com



72 UVM & Emulation, DVCon Europe 2014, HvdS & EB

www.mentor.com



## Collateral for Further Learning

- Verification Academy
  - Course: SystemVerilog Testbench Acceleration  
<https://verificationacademy.com/courses/systemverilog-testbench-acceleration>
  - UVM Cookbook: Testbench Acceleration through Co-Emulation  
<https://verificationacademy.com/cookbook/emulation>
- Publications
  - MGC 2014: "From Simulation to Emulation – A Fully Reusable UVM Framework"  
[www.mentor.com/products/fv/resources/overview/from-simulation-to-emulation-a-fully-reusable-uvvm-framework-0def891c-ab7a-453d-b079-2c99f584650e](http://www.mentor.com/products/fv/resources/overview/from-simulation-to-emulation-a-fully-reusable-uvvm-framework-0def891c-ab7a-453d-b079-2c99f584650e)
  - JVLSDCS 2013: "Accelerating SystemVerilog UVM-based VIP to Improve Methodology for Verification of Image Signal Processing Designs Using HW Emulator"  
[airccse.org/journal/vlsi/papers/4613vlsi02.pdf](http://airccse.org/journal/vlsi/papers/4613vlsi02.pdf)
  - DVCon 2013/TechOnLine: "Unifying Hardware Assisted Verification and Validation using UVM and Emulation"  
[www.techonline.com/electrical-engineers/education-training/Tech-papers/4425340/Unifying-Hardware-Assisted-Verification-and-Validation-Using-UVM-and-Emulation](http://www.techonline.com/electrical-engineers/education-training/Tech-papers/4425340/Unifying-Hardware-Assisted-Verification-and-Validation-Using-UVM-and-Emulation)
  - DAC 2012: "Development of a Unified Platform for Accelerated SoC Verification and Validation"  
[https://s3.amazonaws.com/verificationhorizons.verificationacademy.com/volume-9\\_issue-1/articles/stream/bringing-verification-and-validation-under-one-umbrella\\_vh-v9-i3.pdf](https://s3.amazonaws.com/verificationhorizons.verificationacademy.com/volume-9_issue-1/articles/stream/bringing-verification-and-validation-under-one-umbrella_vh-v9-i3.pdf)
  - MGC 2012: "Simulation + Emulation = Verification Success"  
[www.mentor.com/products/fv/success/stmicroelectronics\\_simulation-emulation](http://www.mentor.com/products/fv/success/stmicroelectronics_simulation-emulation)
  - TechOnLine India, 2011: "Taking Verification Productivity to the Next Level"  
[www.techonlineindia.com/techonline/news\\_and\\_analysis/169218/taking-verification-productivity-level](http://www.techonlineindia.com/techonline/news_and_analysis/169218/taking-verification-productivity-level)
  - DVCon 2011: "Off to the Races with Your Accelerated SystemVerilog Testbench"  
[events.dvcon.org/2011/proceedings/papers/05\\_3.pdf](http://events.dvcon.org/2011/proceedings/papers/05_3.pdf)  
[verificationhorizons.verificationacademy.com/volume-7\\_issue-2/articles/stream/a-methodology-for-hardware-assisted-acceleration-of-ovm-and-uvvm-testbenches\\_vh-v7-i2.pdf](http://verificationhorizons.verificationacademy.com/volume-7_issue-2/articles/stream/a-methodology-for-hardware-assisted-acceleration-of-ovm-and-uvvm-testbenches_vh-v7-i2.pdf)
  - DVCon 2008: "An Acceleratable OVM Methodology based on SCE-MI 2"  
[www.mentor.com/products/fv/resources/overview/an-acceleratable-ovm-methodology-based-on-sce-mi-2-ae7634ed-5672-4d8a-aa6a-3542451778d8](http://www.mentor.com/products/fv/resources/overview/an-acceleratable-ovm-methodology-based-on-sce-mi-2-ae7634ed-5672-4d8a-aa6a-3542451778d8)

73 UVM & Emulation, DVCon Europe 2014, HvdS & EB

© 2014 Mentor Graphics Corp. Company Confidential  
[www.mentor.com](http://www.mentor.com)



## Summary

- UVM offers proven verification productivity through reuse
- Creating an emulation-ready UVM testbench requires architecture considerations but performance benefits are substantial
- Your next UVM project should be architected for simulation and emulation portability to boost block-to-system verification productivity





Universal Verification  
Methodology

Thank You!

Questions?



© 2014 Mentor Graphics Corporation  
© Accellera Systems Initiative

