

Using Test-IP Based Verification Techniques in a UVM Environment

Vidya Bellippady Microsemi Corporation San Jose, CA Sundar Haran Microsemi Corporation Hyderabad, India Jay O'Donnell Mentor Graphics Seattle, WA







Directed & CRT Test Limitations Driving Test-IP Development

- Must know low-level VIP & bus protocol to write
- Directed sequences time-consuming to write
- CRT sequences difficult to constrain to application
 - Many seeds/sims may be req'd to hit cases
 - Lots of redundant CRT sequence code
 - Many apps not compatible w/CRT so Directed only option
- Significant user effort to write sequences
- Many simulations/tests to run to reach coverage



Test-IP Benefits compared to CRT and Directed Methods

- Shortens and simplifies test development
 - No need to know VIP & protocol details
 - No need to write sequences, simply write UVM tests
 - Test-IP tests described in a simple UVM config class
- Hits coverage goals in fewer simulations in less time
 - Leverages Test-IP graph-based stimulus targeting



- Test-IP implemented as a UVM sequence
 - Sequence code never changes, simply instantiate
 - Internally leverages graph-based technology (inFact)
 - Behaves like a black box, no need to understand internals
- Test-IP behavior specified in Cfg class
 - Various integral controls (~50) and address range specifiers



Test-IP Configuration

cfg.halt on iteration

infact basic test.svh 🛙

- Create in UVM test
 - During build phase
 - Collect in a cfg class
 - Register w/config db
- Cfg controls include:
 - Address map, 1..32 rngs
 - ~50 global controls
- Common Cfg architecture
 - Across AXI AXI4 AHB ACE
 - Similar features
 - AXI & AHB variant support

User requirements

- Learn controls, see docs
- No inFact knowledge reqd
- No VIP knowledge reqd

```
// Function: do infact axi sequence config
// This code should be called during the build phase of the UVM test.
                                                                            cfg class creation
function void infact basic test::do infact axi sequence config();
   infact axi controls e enable mask;
   infact axi full protocol seq cfg cfg = new("M0 static cfg"); // Construct the cfg object
   // Add up to 32 addr rngs the Test-IP can target and gualify the traffic configuring an enable mask.
   // configuring an enable mask. Rngs are numbered (arg0), have base & upper addr (args1 && 2), strin
   // and an enable mask configuring its capabilities. Different enable mask settings can be used for
   enable mask = infact axi controls e'(iAXI NORMAL|iAXI INCR|iAXI BYTES 4|iAXI NORM SEC DATA|iAXI NONC
   cfg.add address range(0, h0, hfff, DDRC1, enable mask); // 4k addr range
                                                                                      Target slave
   cfg.add address range(1, h1000, h1fff, DDRC2", enable mask); // 4k addr range
   cfg.add address range(2, h1000 0000, h1fff 0000, "BIGRNG", enable mask); // large
                                                                                       addresses
   // controls below are AXI Test-IP defaults unless indicated axi master config/Global ctrls
                                = 1; // typically enabled, inFact stimulus coverages manage burst gener
   cfa.en stim cov
   cfg.en axi incr
                                = 1; // global ctrl, restrict types of bursts generated, override addr
   cfg.en axi fixed
                                = 1; cfg.en axi wrap = 1;
   cfg.en axi normal
                                = 1; cfg.en axi exclusive = 1; cfg.en axi locked = 1;
                                = 0; // if enabled, this master will use the same ID for every burst
   cfg.en same id
   cfg.initial axi id val
                                = 0; // initial ID value to use when rotating thru IDs, or fixed ID if
   cfg.axi min read width
                                = 8; // global controls that restricts (burst) sizes for all addr range
   cfg.axi min write width
                                = 8; // expressed in bits, legal values 8/16/32/64/128/256/512/1024
                                = 1; cfg.max burst length = 16;// global ctrl, restricts burst lengths
   cfg.min burst length
   cfg.max lock length
                                = 1; // # consecutive locked accesses, including the unlock access
   cfg.en wstrobe all
                                = 1; // various write strobe settings available..subset shown
   cfg.en wstrobe lshift
                                = 1; // ...
                                = 1; // if 1, cover all legal burst constructions specified per addr ra
   cfg.en cov addr ranges
                                = 0; // if 1, specify cfg.addr range sequence = \{1, 2, 1, 3\}; ... etc shap
   cfg.en addr range sequence
                                = 0; // if 0, data uses an incrementing count pattern
   cfg.en rand data
   cfg.en fixed trans gap
                                = 0; // transaction gaps between bursts, or if en phase seq, between ID
   cfg.fixed trans gap
                                = 8; // gap in axi clocks when enabled, up to 1024 axi clocks allowed
   cfg.en variable trans gap
                                = 1; cfg.variable trans gap
                                                                  = 8; // max gap value, up to 1024 axi
   cfg.max outstanding accesses = 1; // Increase >1 to enable interleaved transactions
   cfq.en phase seq
                                = 0; // default is 0, create burst-level transactions
   cfg.max outstanding ph reads = 2; cfg.max outstanding ph writes = 2; // enable if slave supports dat
   cfg.max rdata waits
                                = 4; cfg.max wdata waits = 4; cfg.max wresp waits = 4;
   cfg.en phase adr
                                = 1; // phase sequence: address->data->response
   cfg.en phase dar
                                = 1; /* data->address->response */ cfg.en phase dadr = 1; // data->addr
   cfg.force aligned addr
                                = 0; // to tighten up certain AXI bursts that normally allow un-aligned
   cfq.incr address in rnq
                                = 1; // default is 0, enable to reduce scoreboard errors during overlap
   cfg.addr incr limit
                                = 0; // 0-value lets rule constraints decide increment, recommended in
   cfg.write before read
                                = 0; // useful to supress QVL warnings about accessing un-initialized m
   cfg.custom constraint
                                = 0; // advanced feature, used to restrict generation of an AXI subset,
   cfg.halt on coverage
                                = 1: // default enabled
   cfg.halt on barrier
                                = 0; // advanced feature, terminate on shared UVM barrier testing fabri
```

uvm config db #(infact axi full protocol seg cfg)::set(this, "m env.axi master agent.sequencer", CFG dfunctio uvm_config_db::set(...)

= 0; cfg.iteration limit = 10; // #tests to run before finishing



Test-IP Implementation Details

- ... AXI Example, if you want to know
- Graph reads cfg info
 - Adjusts graph based on cfg
- All burst options configured
 - Atomic and burst branches
 - Normal|Exclusvie|Lock
 - Burst size/length/cache/prot
 - Write strobes/ID selection
 - Addresses in range(s)
 - Data incrementing or random
- Phase-level option
 - ADR|DAR|DADR phases, waits
 - Multiple outstanding rd&wr
 - Out-of-order rd&wr
- Stimulus coverages
 - Highlighted on graph
 - Graph traversed to meet goals
 - Size adapts based on cfg





Using Test-IP to verify an AXI DDR Controller – Before/After Results



Metric	CRT/ Directed	Test-IP Approach	Benefit
#lines user testbench code	40,000	850	47x less
#OVM tests	93	7	13x fewer
Simulation time to coverage	17hrs	15min	68x faster



Test-IP Applications

- AMBA fabrics (ahb|axi|axi4|ace.. available)
- AXI DDR controllers, routers, switches
- Test-IP supporting AMBA slaves possible
- Other bus protocols where traffic important — Pcie, usb, …
- Application-Specific data generation
 - Currently random or incrementing payloads
 - Could be enhanced to be data-driven (TLM fifo)
 - Could be layered under higher-level sequences



Findings/Lessons Learned Developing and Using Test-IP

- Multiple successes with AMBA fabrics/devices
- Enhancements developed

 Concurrent interleaved bursts, same master
 Sequential address accesses
- Enhancements -- identified
 - Multi-master accesses to same addr avoidance
 - Profile-based traffic generation
 - Test-IP implemented to model bus slaves
- Should be treated like a software product
 - Releases, bug fixes, docs, examples, support...
 - Features and applications will evolve with use