Uncover Functional Coverage Made Easy

Akash S

Rahul Jain

Gaurav Agarwal









You too?





CONFERENCE AND EXHIBITION

INDIA



© Accellera Systems Initiative

What makes coverage <u>coding</u> tedious?

• Monotony

- Bland work, not challenging enough!
- Repetition
 - Widespread across covergroups, projects.
- Inconsistency
 - Differences in structure, model, style



"Thou shalt keep verif engineers happy"









DESIGN AND VERIEICA

"Thou shalt automate the mundane"





"Thou shalt be TRANSACTION-WISE"





DESIGN AND VERIFICATIO

"Thou shalt separate concerns"







"Thou shalt be flexible"

- Flow adaptable to whitebox coverage.
- Use the same infra with additional command line arguments





DESIGN AND VERIEIC

"Thou shalt be concise"

Reviewability

- Structured XLS for review of implementation.
- Only coverage model, cut the rest.







"Thou shalt be **concise**" Coding: The Shorthand Notation

- One-line CG/CP/cross definitions
- Auto-generate whatever possible
- No repetitions
- Leverage on patterns
- Customizable sequence coverage





Generated File

```
1 //Generated by Auto Cov flow. Do not edit!
2
3 import uvm pkg::*;
5 class cg basic txn cov extends uvm subscriber#(cg basic txn) ;
       'uvm component utils(cg basic txn cov)
      cg basic txn obj;
9
      covergroup cg_basic_txn_1;
10
          cp_addr :coverpoint obj.addr {
11
              bins ram = {[0:5]};
12
              ignore_bins reserved = {[13:15]};
13
              illegal bins rom = {[6:12]};
14
15
           cp_w_rn :coverpoint obj.w_rn {
16
17
18
      endgroup: cg_basic_txn_1
19
20
      covergroup bus txn;
21
          cp_wr_data : coverpoint obj.wr_data iff ( obj.w_rn ){
22
              option.auto bin max = 10;
23
24
              bins min[2] = \{0\};
25
              bins max[] = {127,126};
26
27
          read : coverpoint obj.rd_data iff ( !obj.w_rn ){
28
29
      endgroup: bus txn
30
       function new(string name, uvm_component p = null);
                                                                       "The mundane"
          super.new(name,p);
          bus txn=new;
34
35
36
           cg_basic_txn_1 = new;
      endfunction: new
37
      function void pre_sample();
38
39
      endfunction: pre sample
40
41
      function void post_sample();
42
43
      endfunction: post_sample
44
45
       function void write(cg basic txn t);
           uvm_info(get_full_name(), "In COVERAGE class write method. About to sample coverage", UVM_NONE)
46
47
          obj = t;
48
49
          if( posedge clk )
50
              bus_txn.sample();
51
52
53
54
          cg_basic_txn_l.sample();
           `uvm_info(get_full_name(), "Done sampling. Exiting COVERAGE class write method", UVM_NONE)
55
       endfunction: write
56
  endclass: cg_basic_txn_cov
```



4

6

8

33

| 1 | siglist: | |
|----|---|---|
| 2 | bit [3:0] addr; | |
| 3 | <pre>bit [7:0] wr_data;</pre> | l |
| 4 | bit w_rn; | l |
| 5 | bit [7:0] rd_data; | l |
| 6 | | l |
| 7 | cg_list: | l |
| 8 | <pre>cg : [at_least=1, per_instance = 1];</pre> | l |
| 9 | cp cp_addr: {addr} ram([0:5]), -rom([6:12]), *reserved([13:15]); | l |
| 10 | cp: {w_rn}; | l |
| 11 | cg bus_txn: (posedge clk); | l |
| 12 | <pre>cp : {wr_data}(w_rn)[auto_bin_max = 10] min[2](0), max[](127,126);</pre> | |
| 13 | <pre>cp read : {rd data}(!w rn);</pre> | |



Shorthand: A Glance

SV snippet

Shorthand snippet

DESIGN AND VER





SV snippet

Shorthand snippet

2019

DESIGN AND VERIFICA

NDIA





"Thou shalt not repeat thyself"

- Problem:
 - CPs can't be used across CGs
 - Define CP in every CG where needed.
 - 100s of repetitions!

• Solution:

- One-point definition of all CPs
- Command to copy CP/cross to a CG.
- No repetitions!

• Scenarios?

- speed x gears x sampling rate
- speed x success; speed x error
- speed x timeout



DESIGN AND VER



"Harness patterns"

• Many-many relationships

```
cp_1Xcp_a : cross cp_1, cp_a;
cp_1Xcp_b : cross cp_1, cp_b;
cp_1Xcp_c : cross cp_1, cp_c;
cp_2Xcp_a : cross cp_2, cp_a;
cp_2Xcp_b : cross cp_2, cp_b;
cp_2Xcp_c : cross cp_2, cp_c;
```

^cross_expand("cp_1, cp_2", "cp_a, cp_b, cp_c");



- Irregular address ranges
- One-hot/one_cp_each
- Hop









Macros: Gist

| Macro | Format | Example cfg syntax | O/P SV code |
|-----------------|--|---|--|
| list | ^list(<vals>)</vals> | ^list{[2]{1}, *{2}, -{3}, {4}); | <pre>bins bin_list0[2] = {1}; ignore_bins ignore_list0 = {2}; illegal_bins illegal_list0 = {3}; bins bin_list1 = {4};</pre> |
| hop | <pre>^hop(min, max, step)</pre> | ^hop(1,5,2); | bins bins_hop_1 = { 1}; bins bins_hop_3 = {3}; bins bins_hop_5 = {5}; |
| interval | ^interval(h/d, min, max, break_1, break_2) | <pre>^interval(d, 1, 10, 5,7); (Similarly for hex)</pre> | <pre>bins bins_interval_1 = {[5:1]}; bins bins_interval_2 = {[7:6]}; bins bins_interval_3 = {[8:10]};</pre> |
| range_interval | <pre>^range_interval(min, max, step_size)</pre> | <pre>^range_interval(1,a,4);</pre> | <pre>bins bins_range_interval_1 = {['h5:'h1]}; bins bins_range_interval_4 = {['ha:'h6]};</pre> |
| expand | <pre>^expand(<expr>)</expr></pre> | ^expand({1=>2,3}, {4=>5}); | <pre>bins transition_1_2 = (1=>2); bins_transition_1_3 = (1=>3); bins transition_4_5 = (4=>5);</pre> |
| list_transition | <pre>^list_transition(<expr>)</expr></pre> | ^list_transition([2]{1=> 2,3}, *{4=>5=>6}, - {7=>8} | <pre>bins bin_list0[2] = {1=>2,3}; illegal_bins illegal_list0 = {4=>5=>6}; ignore_bins ignore_list0 = {7=>8}</pre> |

| Macro | Format | Example cfg syntax | Expanded cfg syntax |
|--------------|--|---|--|
| one_cp_each | <pre>^one_cp_each(<s ignal="">)</s></pre> | <pre>^one_cp_each(test) test is: case-1: 2 bit vector case-2: enum with pass/fail</pre> | Case-1: - cp test_bit_0 - cp_test_bit_1 Case-2: - cp test_enum_pass - cp test_enum_fail |
| one_hot | ^one_hot(<signal >)</signal | <pre>^one_hot(test) test is a 2 bit vector</pre> | cp test_one_hot: {test} bin_0(test[0]), bin_1(test[1]) ; |
| cross_expand | <pre>^cross_expand("c p_1,cp_2", "cp_3, cp_4")</pre> | <pre>^cross_expand("cp_1,cp_2 ", "cp_3")</pre> | <pre>cross cp_1Xcp_ 3: {cp_1,cp_3}; cross cp_2Xcp_3: {cp_2, cp_3};</pre> |





The Guiding Commandments

- Thou shalt keep **verif engineers happy.**
- Thou shalt automate the mundane.
- Thou shalt be **TRANSACTION-WISE**.
- Thou shalt separate concerns.
- Thou shalt **not repeat** thyself.
- Thou shalt be **concise**.
- Thou shalt be **flexible**.





Results

- Robust and reusable structure
 - Transaction based TLM coverage collectors
- Versatile flow
- Consistent implementation
 - Lesser ambiguity/disruptions
- Easy reviewability of implementation.
- Reduced coding efforts
 - Code to be written reduced by 75-80%
- Happy Engineers! 😳





DESIGN AND VE

Future

- Improvisations: patterns, parameterisations
- Leverage Verific
 - For transaction details



DESIGN AND VERIFICA

Questions?





