Uncover: Functional Coverage Made Easy

Akash S¹ (aks@nvidia.com)
Rahul Jain¹ (rahjain@nvidia.com)
Gaurav Agarwal¹ (gagarwal@nvidia.com)
¹ Nvidia Graphics Pvt Ltd, Bengaluru, India

Abstract—Functional coverage coding has a lot of untapped scope for automation. This paper discusses a flow developed to leverage such automation opportunities. The corollaries of the implementation: better modularity, versatility, consistency and reusability are discussed. It talks in detail about a robust and scalable shorthand notation devised to auto-generate code that makes coverage coding less tedious. The lines of code to be written reduces by 75-80% using this notation.

Keywords—Functional coverage, Design and verification automation, UVM, Perl scripting

I. INTRODUCTION

Functional coverage is the compass that guides one through the process of verification closure, the essential answer to, “Are we there yet?”. It is the feedback mechanism that tells what was tested, and more importantly, what was missed. But, writing coverage code is often considered tedious; the reasons being monotony, repetitions, inconsistency and time-consumption.

Our flow is an attempt to make functional coverage coding hassle-free and organized, with the following unique selling points:

- **Auto-generation** of a complete coverage package that can be directly connected to the testbench.
- An elegant shorthand notation to generate SystemVerilog-UVM functional coverage code, which reduces the lines of code to be written by about 75-80%.
- **Separates concerns** regarding manipulation of data from actual coverage collection.
- **Reusable** coverage collectors.
- **Versatile** flow that supports both whitebox and blackbox coverage.
- **Consistent** implementation across projects and testbenches, with support for easy review of implementation.

II. RELATED WORK

Functional coverage code generation has largely been using a description table with various covergroups (CG), coverpoints(CP) and bins. References [1], [2] are examples, where coverage code is generated from an Excel sheet.

Though the method enhances manageability and documentation, it has the following limitations:

- **Versatility**: Whitebox coverage has full visibility to the DUT and its internal functioning, used extensively by design engineers. The table-based methodologies do not support such a provision.
- **Scalability and flexibility**:
  - A row-column pair has not been able to make use of a lot of automation opportunities and difficult to expand to new feature updates.
  - This method works fine with sets of key-value pairs; but does not implement the gamut of code writing scenarios, and hence restrictive in nature.
- **Repetition**: Coverage code tend to have a lot of repetitions and the table-based system does not help curbing this.
- **Modularity**: The existing flows do not mention anything about separating data collection and manipulation from actual coverage collection, an essential OOPs concept.

Hence, we conclude that the available methodologies have several unsolved issues and our attempt is to cater to these insufficiencies.
III. THE PROCESS

- **Planning**: The process of coverage collection starts with figuring out various aspects of the DUT to be covered.
- **Coding**: The coverage plan is then coded in SV to be integrated with rest of the testbench. In our flow, the verification engineer jots down the coverage plan in a newly developed **shorthand notation**. This notation is **parsed** by the flow and converted to SV code. To validate if the code matches the plan, the flow generates a **consolidated XLS** with information regarding all generated coverage models.
- **Test**: Code generated by the flow consists of a complete coverage package containing **transaction-wise coverage models** in subscribers that only sample data. These subscribers are connected to components from the testbench that deal with respective transaction classes. This composite testbench is regressed to collect coverage statistics.
- **Analyse**: The coverage reports generated out of regressions are analysed as URG HTML reports or as VDB files in tools like Verdi.

![Figure 1: Coverage collection process with arrows pointing to where our flow intervenes.](image)

The flow has the following features:

- **Separation of concerns**: Manipulation of data and its sampling are performed by different components.
- **Whitebox coverage**: A feature widely used by design engineers, whitebox coverage has complete knowledge of the RTL and its internal functioning.
- **Consistent and reusable components**: The generated code follows uniform coding and naming conventions. Also, the coverage collectors only sample data, thus being orthogonal and easily reusable across projects and testbenches.

A. *Separation of Concerns* [3]

Orthogonality and layering are important features of robust programs. The bottom-most component must be the “dumbest” and just perform tasks, without any decision making. Unfortunately, this is not followed while coding in many cases.

There are several scenarios where variables spread across transactions and time need to be crossed. The general practice is to do this collection, manipulation and sampling in the same component, which does not result in healthy, orthogonal structures. This further inhibits the reusability of the components.

The proposed flow mandates separating manipulation and sampling of data. By generating the bottom-most components that only sample coverage, it places the responsibility on the verification engineer to code components to process data before feeding it to the collectors.
B. Whitebox Coverage

Whitebox coverage, as the name suggests, is cognizant of the DUT’s internal structure and functioning. The flow supports generation of whitebox coverage code with just a few additional command line arguments. The structure is as shown in Figure-3. Such a feature makes our flow versatile, in the sense that it can be adapted to both whitebox and blackbox coverage.

Figure 3: Structure of auto-generated code for whitebox coverage.

C. Consistent and Reusable components [4]

The flow generates a coverage package with transaction class-based coverage models. These subscribers, with uniform coding style and naming structure, can be easily hooked up with rest of the testbench. Also, an XLS is generated to cross verify if the code generated matches the coverage plan.

These features ensure consistent implementation across projects and testbenches, minimizing ambiguities and disruptions due the organizational changes.
IV. SHORTHAND NOTATION

An elegant and scalable shorthand notation is at the heart of this flow. The shorthand notation is designed keeping the following points in mind:

- Brevity
- No repetitions
- Harness patterns

A. Brevity

CG/CP definitions are one-liners in the shorthand notation. As shown in Figures 5 and 6, the shorthand notation needs only the crux of information and auto-generates everything else. The notation can also auto-generate meaningful names of CGs/CPs/bins when not specified (as shown in Figure 6).

The framework also provides a placeholder-signal feature to de-congest the CG/CP conditions (The section aliases_var in Figure 6.a). These placeholder signals can be used for pre/post sampling operations as well.

Figure 5. Shorthand notation snippets and it’s conversion for basic CG/CP definitions
(a) Shorthand notation
(b) Corresponding SV notation
B. No Repetitions

Coverpoints cannot be used across covergroups. Hence coverpoints used in more than one covergroup are defined in each of those covergroups. This leads to many repetitions and becomes tiresome to code and manage.

The shorthand notation has a separate section for repeating coverpoints, where they are defined. A command to copy the required CP is used in CGs that need the CP, as shown in Figure 6. This command, while parsing, is replaced by the CP definition. Now, the CPs are defined once and referenced wherever needed, reducing the gamut of repetitions.

C. Harness Patterns

Coverage coding involves a multitude of patterns. The notation features macros that can be used to generate CPs/bin that follow specific patterns. Some of them are explained below:

- **Many-many relationships**: There are cases where one set of CPs are crossed with another. Similarly, one set of states/values transit to another. Such patterns can be generated by macros as shown in Figure 8.
• **Irregular address ranges**: Many address ranges to be covered are non-uniform. Hence, they cannot be covered with auto bins. The macro “range_interval” generates piecewise ranges in between an address space.

• **One-hot bins/CPs**: Cases where each bit/enum member needs to be covered as a single CP/bin are generated by macros “one_cp_each” and “one_hot” respectively.

• **Hop**: Cases where numbers to be covered are in arithmetic progression (successive numbers having the same difference) are generated by macro “hop”.

Tables I and II list out all the macros available for CP/bins generation.

### Table I: List of macros to generate bins

<table>
<thead>
<tr>
<th>Macro</th>
<th>Format</th>
<th>Example shorthand syntax</th>
<th>O/P SV code</th>
</tr>
</thead>
<tbody>
<tr>
<td>list</td>
<td><code>list(vals)</code></td>
<td><code>list([2],[3],[4])</code></td>
<td>bins bin_list00 = [1]; ignore_bins ignore_list0 = [2]; illegal_bins illegal_list0 = [3]; bins bin_list1 = [4];</td>
</tr>
<tr>
<td>hop</td>
<td><code>hop(min, max, step)</code></td>
<td><code>hop(1,5,2)</code></td>
<td>bins bins_hop_1 = [1]; bins bins_hop_2 = [3]; bins bins_hop_3 = [5];</td>
</tr>
<tr>
<td>interval</td>
<td><code>interval(h/d, min, max, break_1, break_2)</code></td>
<td><code>interval(d, 1, 10, 5,7)</code></td>
<td>bins bins_interval_1 = [5:1]; bins bins_interval_2 = [7:6]; bins bins_interval_3 = [8:10];</td>
</tr>
<tr>
<td>range_interval</td>
<td><code>range_interval(min, max, step_size)</code></td>
<td><code>range_interval(1,4)</code></td>
<td>bins bins_range_interval_1 = [1h5:h1]; bins bins_range_interval_4 = [4h5:h5];</td>
</tr>
<tr>
<td>expand</td>
<td><code>expand(expr)</code></td>
<td><code>expand({1=&gt;2, 4=&gt;5})</code></td>
<td>bins transition_1_2 = (1=&gt;2); bins transition_1_3 = (1=&gt;3); bins transition_4_5 = (4=&gt;5);</td>
</tr>
<tr>
<td>list_transition</td>
<td><code>list_transition(expr)</code></td>
<td><code>list_transition([2][1=&gt;2,3], [4=&gt;5=&gt;6], [7=&gt;8])</code></td>
<td>bins bin_list02 = [1=&gt;2,3]; illegal_bins illegal_list0 = [4=&gt;5=&gt;6]; ignore_bins ignore_list0 = [7=&gt;8];</td>
</tr>
</tbody>
</table>

Figure 8. a. Many-many relationship  
  b. Use-case in SV syntax  
  c. Corresponding macro in shorthand notation
<table>
<thead>
<tr>
<th>Macro</th>
<th>Format</th>
<th>Example shorthand syntax</th>
<th>Expanded shorthand syntax</th>
</tr>
</thead>
<tbody>
<tr>
<td>one_cp_each</td>
<td><code>^one_cp_each(&lt;signal&gt;)</code></td>
<td><code>^one_cp_each(test)</code> test is:</td>
<td></td>
</tr>
</tbody>
</table>
|              |                      | case 1: 2-bit vector             | Case-1:
|              |                      | case 2: enum with pass/fail      | - cp test_bit_0                  |
|              |                      |                                 | - cp test_bit_1                   |
|              |                      |                                 | Case-2:
|              |                      |                                 | - cp test_enum_pass              |
|              |                      |                                 | - cp test_enum_fail               |
| one_hot      | `^one_hot(<signal>)`  | `^one_hot(test)` test is a 2-bit vector | cp test_one_hot: [test] bin_0(test[0]), bin_1(test[1]) ; |
| cross_expand | `^cross_expand("cp_1,cp_2"","cp_3, cp_4")` | `^cross_expand("cp_1,cp_2","cp_3")` | cross cp_1Xcp_3: {cp_1,cp_3};         |
|              |                      |                                 | cross cp_2Xcp_3: {cp_2, cp_3};       |

V. RESULTS

The automated infrastructure developed:

- Generates functional coverage code of healthy structure.
- Supports both whitebox and blackbox coverage.
- Is Consistent:
  - Minimal disruptions due to project/team reorganisations.
  - Minimal ambiguity in code due to extensive automation.
- Reduces efforts:
  - The lines of code to be written has gone down significantly, by a factor of **75-80%** in most cases.
  - Seamless connection between generated coverage package and testbench.
- Enhances reviewability: concise report generated to validate implementation.

VI. FUTURE DEVELOPMENT

We intend to add the following features to the flow over time:

- Testbench specific heuristics: The flow could be made “TB-wise” by feeding it specific characteristics of each testbench, further automating code generation and code reuse.
- Leverage Verific: Verific SV parser can be used to get transaction level information to generate code. They are being entered by users now.

VII. CONCLUSION

Our primary goal was to leverage the automation opportunities in functional coverage coding to channel efforts efficiently. The developed infrastructure generates code that has a scalable, consistent and reusable structure and reduces mundane work with the help of a shorthand notation. The developed shorthand notation reduces the lines to code by a significant margin.

VIII. REFERENCES

[1] Functional Coverage Generator, Munjal Mistry- eInfochips (DVCon India 2017)
[4] Implementing a Reusable, Auto Configurable Functional Coverage, Santosh Moharan, Synopsys (DVCon India 2016)
[6] Universal Verification Methodology (UVM) 1.2 Class Reference