The Top Most Common SystemVerilog Constrained Random Gotchas

Author: Ahmed Yehia Presenter: Gabriel Chidolue







Motivation

- More time is taken in debug than any other project task
- Time wasted in debugging constrained random related problems is significant



Wilson Research Group and Mentor Graphics, 2012 Functional Verification Study, Used with permission





Contribution

- Illustrates top most common SystemVerilog and UVM constrained random gotchas
- Helps
 - Eliminate/reduce unnecessary debug times when encountering randomization failures
 - Eliminate/reduce unexpected randomization results
 - Eliminate/reduce code random instability
 - Ensure efficiency when coding random constraints



Outline

- Introduction to Constrained Random Verification
- Randomization Failures Gotch
- Randomization Results Gotchas
- Randomization Runtime Performance Gotchas





Constrained Random Verification

- Defines stimulus at high level of abstraction (random space)
 - Random variables and their range
 - System Constraints
- More efficient than directed tests
 - Usually complemented by directed tests to close coverage
- Requires a measurement strategy to assess the verification progress
 - Metric Driven Verification







Introduction to SystemVerilog **Constrained Random**



SYSTEMS INITIATIVE

Introduction to SystemVerilog Constrained Random

	SystemVerilog Randomization Methods	SystemVerilog Randomization Constraints
•	 Fandomize() Built-in class method Randomizes class fields with <i>rand/randc</i> qualifiers according to predefined constraints. Accepts inline constraints using the "with" clause can be called to recursively randomize all random variables of a class, or to randomize specific variable(s) Surandom() Called in a procedural context to generate a pseudo-random number Surandom_range() Returns an unsigned random integer value within a specified range std::randomize() Can be called outside the class scope to randomize non-class members. Can accept inline constraints using the "with" clause. 	 Expressions need to be held true by the Solver when solving a randomization problem May include random variables, non-random state variables, operators, distributions, literals, and constants Can be hard (default) or soft Can be switched on/off using constraint_mode() special operators inside (set membership), -> (implication), dist (distribution/weighting), foreach (iteration), ifelse (conditional), and solvebefore (probability and distribution) unique,
2014 DESIGN AND VERIFICATION		

BITION

Constraints Solver How it works ?(obj.randomize())

Outline

- Introduction to Constrained Random Verification
- Randomization Failures Gotchas
- Randomization Results Gotchas
- Runtime Performance Gotchas

© Accellera Systems Initiative

My randomization attempt failed and I was not notified !

I am only randomizing a single variable in a class, yet I am encountering a randomization failure!

DESIGN AND VERI

I am encountering cyclic dependency errors between random variables!

© Accellera Systems Initiative

I am encountering cyclic dependency errors between randc variables!

SYSTEMS INITIATIVE

- *randc* cycles operate on single variables
- randc variables are evaluated separately
- Beware equality between unmatched size randc variables

• Because of this, cyclic nature of randc variables can even be compromised!

I am getting randomization failures when using array.sum()/array.product() reduction methods in constraints!

Guidelines Summary Randomization Failures Gotchas

Outline

- Introduction to Constrained Random Verification
- Randomization Failures Gotchas
- Randomization Results Gotchas

© Accellera Systems Initiative

Randomization Runtime Performance Gotchas

Random values generated change from run to run; I could not reproduce a test failure or validate a fix!

My inline constraints are not applied

My foreign language random generation is not affected by the initial simulation seed change

- Normally, the initial SystemVerilog simulation seed, does not affect foreign language code
- This can be resolved by passing the simulation initial seed to the foreign language code

Unexpected negative values are generated upon randomize!

I am getting unexpected random results when using default constraints

© Accellera Systems Initiative

SYSTEMS INITIATIVE

Guidelines Summary

Randomization Results Gotchas

Outline

- Introduction to Constrained Random Verification
- Randomization Failures Gotchas
- Randomization Results Gotchas
- Randomization Runtime Performance Gotchas

Writing Efficient Constraints

- Often users write constraints focusing on functionality and not performance
- Surprises at runtime w.r.t. Solver overhead

Writing Efficient Constraints (cont.)

DESIGN AND VERIE

Guidelines Summary

Performance Gotchas

References

- Mentor Graphics Verification Academy, <u>www.verificationacademy.com</u>
- IEEE Standard for SystemVerilog, Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2012, 2012
- UVM User Manual, <u>uvmworld.org</u>.
- <u>UVM Random Stability: Don't leave it to chance</u>, Avidan Efody, DVCon 2012.
- Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them, Stuart Sutherland and Don Mills, Springer

DESIGN AND

Questions

