The How To's of Metric Driven Verification to Maximize Productivity

Author/Prensenter: Matt Graham

Author: John Brennan

Cadence Design Systems, Inc.









The How To's of Metric Driven Verification to Maximize Productivity

Cadence Design Systems, Inc. DVCon Europe – Munich, Germany October 14, 2014



Section 1: MDV Methodology IP to SoC Verification

Section 2: MDV Approaches Beyond RTL IP Level

Section 3: Team Based Verification Management

Section 4: MDV In Action

cādence[®]

3 © 2014 Cadence Design Systems, Inc. All rights reserved.

IP/Subsystem UVM e/SV Metric Driven Verification Main Verification Flow Being Adopted Past 15 years



4 © 2014 Cadence Design Systems, Inc. All rights reserved.

SoC HW/SW Integration & Verification Challenges



Need for Concurrent HW/SW Development Shift Left

Serial HW->SW Development

HW/SW			ROM Content		Diagnostics & Firmware	I Jrivers	/ RTOS / Applications
Spec	Block	Chip		Prototype	Silicon lab test	Field test	

Concurrent HW->SW Development



Time to market advantage

- Integrate HW/SW early and often
- HW designed and verified in SW context
- Software exposed early to HW spec changes
- Verify SoC can support required SW applications

Many Platforms for IP to SoC HW/SW Development Verification and Software platforms need to interoperate



Challenges with Many Disconnected SoC Development Environments



IP to SoC HW/SW Integration & Verification Flows



IP to SoC Pre-Silicon Verification Platforms



Expanding Requirements for Metric Driven Verification

- Consistent planning and management across different flows – CDV, Formal, Low Power, AMS, Use Case SW-Driven
- Need to support large-scale, multi-site SoC projects
 - Scalability of coverage merging and analysis
 - Scalability of aggregating & archiving data from different teams & sites
- Consistent metrics support across verification platforms

 Simulation, Acceleration, Emulation, Virtual Platform
- Uniform metrics based project tracking from IP to SoC flows
 Flexibility to "mine" verification database for customized reporting



Section 1: Conclusions and Summary

- Key to optimized IP to SoC verification flow is choosing the best platform for the specific verification task with the right methodology
 - For efficient flow, requires highly integrated SoC development platforms
- Scalable metrics-based verification planning & management across multiple platforms and verification flows
- Early HW/SW Integration critical for fastest time to market
 Must continually verify HW in SW context
- SW-Driven Verification best suited for SoC integration verification & use case verification
 - Horizontal reuse across virtual, simulation, emulation, & FPGA
- UVM SV/e MDV best suited for IP/Subsystem verification on RTL Simulator or HW Accelerator
 - Use TLM design & verification flow for more efficient development of new IP
 - Formal verification integrated for specific tasks to augment simulation-based verification



Section 1: MDV Methodology IP to SoC Verification

Section 2: MDV Approaches Beyond RTL IP Level

Section 3: Team Based Verification Management

Section 4: MDV In Action



13 © 2014 Cadence Design Systems, Inc. All rights reserved.

MDV: Correlating Metrics with Verification Concerns Data Driven Decisions and Objective Signoff Criteria



🖻 📄 1 APB_UART	Overall Average Grade	Overall Covered
	67.56%	677 / 1008 (67.16%
🖻 📄 1.1 Interfaces	67.56%	677 / 1008 (67.16%
🖻 🛅 1.1.1 APB	66.44%	35 / 97 (36.08%)
1.1.1.1 Reference APB Compliance	85.42%	9 / 11 (81.82%)
E 📑 1.1.1.1.1 APB Compliance	85.42%	9 / 11 (81.82%)
	85.42%	9 / 11 (81.82%)
	✓ 100%	2 / 2 (100%)
1.1.1.1.1.2 TRANS_DIRECTION	2 100%	2/2(100%)
1.1.1.1.3 TRANS_DATA	66.67%	2 / 3 (66.67%)
E 📑 1.1.1.1.1.4 TRANS_ADDR_X_TRANS_DIRECTIO	N 75%	3 / 4 (75%)
E 1.1.2 UART	47.45%	26 / 86 (30.23%)
E 🗾 1.1.2.1 Reference UART Compliance	47.45%	26 / 86 (30.23%)
E 📑 1.1.2.1.1 UART Compliance	47.45%	26 / 86 (30.23%)
🗆 📑 1.1.2.1.1.1 UART Configuration	29.86%	12 / 62 (19.35%)
E 📑 1.1.2.1.1.1.1 RX	29.86%	6 / 31 (19.35%)
🕀 📑 1.1.2.1.1.1.1 Data Length	33.33%	1/3(33.33%)
🕀 📑 1.1.2.1.1.1.2 Parity	25%	1/4 (25%)
🕂 📑 1.1.2.1.1.1.3 Parity Error	50%	1/2(50%)
	50%	1/2(50%)
1.1.2.1.1.1.5 DATA_LENGTH_x_PARIT	Υ 8.33%	1/12(8.33%)
1.1.2.1.1.1.1.6 PARITY_ERROR_X_PARIT	TY 12.5%	1 / 8 (12.5%)
□ 📑 1.1.2.1.1.1.2 TX	29.86%	6 / 31 (19.35%)
- 1.1.2.1.1.2.10	33 33%] / 3 /33 33%)

Planning is Essential

Plan Specifies Metrics Required for DUT Features: Verification Goals based on: **DUT Feature-Based Plan** Analysis of specifications Experience of the team Input Interface A 66% \checkmark Coverage & check requirements 2. Plan Provides Feature Based Tracking of Progress **Core Function B** ٠ Implemented metrics to concretely measure Goals 100% Ň Coverage & check requirements Regression results annotated back to Plan Features **Output Interface C** 33% \checkmark Coverage & check requirements $\mathbf{\Theta}$ \mathbf{O} 0 \bigcirc \odot \bigcirc \odot \mathbf{O} \odot \bigcirc \odot \odot \odot \odot \odot \odot \odot igodol \odot \odot \odot \bigcirc lacksquare \odot DUT cadence

Benefits of an Executable Feature-based Plan

Without a vPlan

(Coverage Driven Verification)

Count Name Control-oriented Coverage 61 / 7 uart_tb_top.apbi0.apb_master_if0.assertPSelUnknown 96000 uart_tb_top.apbi0.apb_master_if0.assertPEnableUnknown 96000 uart_tb_top.apbi0.apb_master_if0.assertPWdataUnknown 00026 96000 uart_tb_top.apbi0.apb_master_if0.assertPRwdUnknown uart_tb_top.apbi0.apb_master_if0.assertPAddrUnknown 96000 uart_tb_top.uif0.assertRxdUnknown 96000 27 uart_tb_top.uart_dut.ua_rcvr1.output_rx_data_ready uart_tb_top.uart_dut.ua_rcvr1.output_rx_active 21971 21 uart tb top.uart dut.ua rcvr1.core rx fsm d stop2 to d idle uart_tb_top.uart_dut.ua_rcvr1.core_rx_fsm_d_stop1_to_d_idle 6 uart_tb_top.uart_dut.ua_rcvr1.core_rx_fsm_d_stop1_to_d_stop2 uart_tb_top.uart_dut.ua_rcvr1.core_rx_fsm_d_stop1_to_d_stop2 17 Data-oriented Coverage 1137 uart_tb_top.ovm_test_top.ve.apb0.bus_monitor.apb_transfer_cg4 8/11 uart_tb_top.ovm_test_top.ve.uart0.Rx.monitor.rx_traffic_cg 6/8 + uart_tb_top.ovm_test_top.ve.uart0.Rx.monitor.rx_protocol_cg 2/4 uart_tb_top.ovm_test_top.ve.uart0.Rx.monitor.uart_trans_frame_v 17/3 uart_tb_top.ovm_test_top.ve.uart0.Tx.monitor.tx_traffic_cg 6/8 lart th top over test top veluart0 Tx monitor tx protocol ica 2/1

(Plan based Metric Driven Verification)

With a vPlan

	雀 vPlan	Goal Rel Grad	Retinement Mode: local
8	🞑 🛛 🛚 🔛	82% (1F) 3 De	fault Integration Verification
	÷ 🔄 🛛 92%	86% (OF) 3	.1 External Interfaces
	in i	86% (OF)	3.1.1 Arbitration Interface
	📄 📄 🔝	3% 75% (OF)	3.1.1.1 Input Requirements
		100% (no che	cks) 3.1.1.1.1 Required Input Coverage
		100% 100%	(0F) 3.1.1.1.2 Request Stability
	÷ 🔄	50% 50%	(OF) 3.1.1.1.3 Done Response
	÷ 🛄 🔟	0% 100% (OF)	3.1.1.2 Output Requirements
	ė 🞑 🛛 75%	75% (1F) 3	.2 Black Box Control and Data Flow Features
	in 100%	100% (OF)	3.2.1 Grant Generation
	> 10	0% Passed	arbiter.vcomp_arb_inst.output_GntA_then_I
		0% Passed	arbiter.vcomp_arb_inst.output_GntB_then_F
	ė 🮑 50%	50% (1F)	3.2.2 Fairness Behavior
	10	0% Passed	arbiter.vcomp_arb_inst.output_fair_for_A
	····· 🎾 🗾 0	% Failed	arbiter.vcomp_arb_inst.output_fair_for_B
1			

- Without a vPlan, all coverage appears flat
- Difficult to correlate to verification plan
- Difficult to differentiate between high priority and lower priority coverage
- With a vPlan, sections can be created to organize
 by feature areas of interest
- Various types of coverage/check metrics can be mapped to each section
- Very easy to measure progress relative to your plan and priorities



IP/Subsystem Verification Flow Concerns Must be very thorough for efficient SoC verification

Verification Concerns

- Interface protocol compliance
- IP/Subsystem configuration, operations, and data paths
- Low power modeling
- Micro-architecture design features
- Stress testing of complex traffic scenarios
- Create UVM e/SV IP/Subsystem Verification Environment
 - Augment with formal for block level and RTL linting
 - Commercial interface VIP for standard protocols
 - Reuse interface UVCs for proprietary protocols
 - Constrained-random stimulus sequences
 - Reference model, register modeling, and scoreboard for data checking
 - Assertions for protocol checking
 - Functional coverage for measuring features exercised
 - Code coverage for measuring HDL implementation exercised
 - Formal unreachability analysis of code coverage to reach 100%
 - Reuse IP Verification Environments to create Subsystem Testbench

Traditional MDV Methodology **IP** and Subsystem Verification



© 2014 Cadence Design Systems, Inc. All rights reserved. 18

SoC Interconnect Verification & Performance Concerns

- SoC Interconnect includes hierarchy of connectivity across IPs and memories
- Interconnect Functional Verification
 - Address map and decoding
 - Configuration and address remapping
 - All Initiator to target paths
 - All target from initiator paths
 - Multi-protocol transaction transformations
 - Cache behavior for cache coherent interconnect
- Interconnect (and Memory subsystem) Performance Verification and analysis
 - Latency for critical data paths
 - Bandwidth and throughput for heavy traffic stress scenarios
 - QoS/QVN requirements
 - Cache performance for critical use cases



SoC Interconnect Verification vPlan

Design Feature	Coverage Metric	Platform
Address map and decoding	Functional	Sim
Configuration and address remapping	Functional	Sim
All Initiator to all target paths	Functional	Sim
All target from all initiator paths	Functional	Sim
Multi-protocol transaction transformations across interconnect	Functional, Assertion	Sim
Cache behavior for cache coherent interconnect	Functional, Assertion	Sim

- Automatic generation of interconnect TB
- Built on UVM-based VIP
- Same Metrics as IP Verification



SoC IP Integration Verification Concerns

Signal Connectivity in SoC

- IP connectivity in SoC
- Clock, interrupt, & reset connectivity
- IO Pad connectivity

IP Configuration, Primary Operations, & Data Path Connectivity in SoC context

- SoC clocking & reset modes
- IP access to Memory
- IP I/O access and data path transaction flow
- IP programmer's view and primary operations from SW Driver API
- IP Interrupt scenarios
- IP Low power integration
 - Hierarchical low power control and power modes power shut-off and voltage configurations
 - Low power interconnect and interface isolation behavior

SoC IP Integration Verification vPlan

Design Feature	Coverage Metric	Platform
IP Connectivity in SoC	Formal Assertion, Toggle	Formal Sim
Clock, interrupt, & reset connectivity	Formal Assertion	Formal
IO Pad connectivity	Formal Assertion	Formal
IP access to Memory	Functional, Toggle	Sim
IP I/O access and data path transaction flow	Functional, Toggle	Sim
IP programmer's view and primary operations from SW Driver API	Functional	Sim
IP Interrupt scenarios	Functional, Assertion	Sim
SoC boot/initialization scenarios	Functional, Assertion	Sim/Accel
Hierarchical low power control and power modes – power shut-off & voltage configs	Functional, Assertion	Sim/Accel
Low power interconnect & interface – isolation behavior	Functional, Assertion	Sim/Accel

cādence[®]

SoC Use Case Verification Concerns

SoC level features

- SoC FW boot up and initialization
- Primary IO Pad configurations
- Scan chain connectivity and test mode operations

• End application use case scenarios

- Verified on firmware or lower layers of SW stack
- Adherence to power and performance requirements
- Cache and IO Coherency
- End to end data path scenarios
 - E.g., CPU programs camera -> camera sends image data -> CPU processes image -> image sent to display
- Stress tests on resource contention and multi-master scenarios
- Cross use case scenarios with low power configurations, modes & sequencing

SoC Use Case Verification vPlan

Design Feature	Coverage Metric	Platform
SoC FW boot up and initialization	Functional, Assertion	Sim/Accel
Primary IO Pad configurations	Functional, Toggle	Sim/Accel
Scan chain connectivity and test mode operations	Functional, Assertion	Sim/Accel
Cache and IO Coherency	Functional, Assertion	Sim/Accel
End to end data path scenarios – functional, power, & performance	Functional, Assertion	Sim/Accel
Stress tests on resource contention and multi- master scenarios	Functional, Assertion	Emulation
Cross use case scenarios with low power configurations, modes & sequencing	Functional, Assertion	Emulation



SoC Gate Level Verification Concerns

Gate Level Focuses on a critical sub-set of concerns

- Tests to be run in zero delay mode
 - Reset verification, Initialization, & verification of clocking
 - Basic heart beat test to detect functional issues or issues related to X mismatches
 - Verify unexpected synthesis transformations
 - Validate functional effects after DFT and Low Power insertion
- Tests to be run with timing
 - Tests to cover/verify STA timing constraints like multi-cycle paths, false paths
 - Test to cover asynchronous paths
 - Verify DFT with timing
 - CDC verification because automatic CDC failing too much at SoC level
 - Validation of physical netlist low power implementation
 - Safety standards on reliability testing via Fault insertion

Uses same environment as for SoC Use Case Verification

- Except for scan chain verification and other physical netlist artifacts
- Same metrics and engines used as well
 - Metrics: Black box Functional, Assertion, Toggle
 - Engines: Sim/Accel

SoC HW/SW Integration Verification Concerns

Key concerns

- Integration & bring-up of OS & higher SW layers on RTL SoC
 - Debug integration issues on pre-silicon emulated HW platform
 - Validate OS boot up
 - Validate middleware and real applications on SoC platform
 - Validate performance requirements
- Validate dynamic power usage for critical applications
 - Based on real running real SW application snippets
- Graphics GPU OpenGL SW API compliance

Effective Approaches

- Use-cases, scenarios, and functional metrics
- Using SW-Driven testbench approaches
- Leverage Emulation & FPGA Prototypes



cādence[®]

MDV Metric Options

Measuring the right metrics for the task at hand



© 2014 Cadence Design Systems, Inc. All rights reserved. 27

SoC Verification Metrics Mapped to the Plan



SoC MDV Enabler – Multi Engine, Multi Metric Plan

Executable verification plan that can link to all necessary engines and metrics



SoC MDV Enabler - Manage All Metrics in One Spot

Multi Engine, Multi Metric results collection in unified environment



^{© 2014} Cadence Design Systems, Inc. All rights reserved.



Section 1: MDV Methodology IP to SoC Verification

Section 2: MDV Approaches Beyond RTL IP Level

Section 3: Team Based Verification Management

Section 4: MDV In Action



Team MDV: It Still Starts with a Plan!

Outline from a **Functional Spec** Legacy tests 100% uart_tests Requirements 100% uart_tests.apb_to_uart_1stopbit_test Management 🙆 100% uart_tests.u2a_a2u_full_rand_test 🙆 💷 🕺 uart_tests.apb_uart_rx_tx_data_aa System 🙆 💷 🚳 uart_tests.cdn_uart_scoreboard_traffic 🌀 💶 📖 uart_tests.uart_bad_parity_test 🌀 💷 🛯 uart_tests.uart_incr_payload_test line ________ art_tests.uart_bad_driver_factory 00% uart_tests.uart_data_automation_lab1 87% (2F) 2.1 - APB_UART 00% uart_tests.uart_bd_parity_frame_test (no checks) 2.1.1 - Interfaces 2.1.1.1 - APB (no checks) 2.1.1.2 - UART È. 91% (OF) 2.1.3 - Core Features - White Box Distributed / Heterogeneous 64% 67% (OF) 2.1.3.1 - Serial Data FIFOs (no checks) 2.1.3.1.1 - RX Hierarchical Verification Tools 67% (OF) 2.1.3.1.2 - TX 2.1.3.2 - Transmitter 100% (OF) Plans (ie Formal, Simulation) 2.1.3.3 - Receiver (no checks) 2.1.3.4 - Code Coverage 443 33% (2F) 2.1.4 - Input Scenarios VIP Compliance vPlan apb_to_uart_1stopbit Passed 0% Failed apb_uart_rx_tx and module level vPlans 33% uart_apb_incr_data Failed Code coverage and other metrics 💷 uart_dut (uart) Brainstorming 😟 🖳 ua_apb_if1 (uart_apb_if) i da_brg1 (uart_baud_rate) 😟 🛄 ua_ctrl1 (uart_control) 😟 💷 ua_int_ctrl1 (uart_int_ctrl) ua_mod_ctrl1 (uart_modem_ctrl) ÷..... ua_mode_sw1 (uart_mode_switch) ⊡ ua_rcvr1 (uart_receiver) 🗄 🖳 ua_rx_fifo1 (uart_rx_fifo) 😟 🖳 ua_tx_fifo1 (uart_tx_fifo) The verification plan becomes the anchor to connect teams and technologies together cadence

Plan Composure and Creation: Scalability!



- Long paths mapping metrics to plan
- Issue compounded across engines
- Further worsens at great levels of integration
- Connection to data during plan composure enables efficiency
 Export/Import to/from popular formats (XML, CSV, HTML) enables scripting, publishing, etc
 Resultant plan is mapped "Correct by construction."

cādence[®]

MDV for the SoC Team



- Disparate islands of information
- Inconsistent and incompatible verification approaches
 - Verification methodologies
 - Different levels of integration
 - Design technologies
- Everyone contributes, but no single coordinated view of who is doing what and how
- Goal: provide an independent yet integrated [multi-user] metric management and Plan to Closure methodology

Simulation Formal Acceleration Emulation



Team MDV – Multi-user, Multi-engine, Multi-analysis



© 2014 Cadence Design Systems, Inc. All rights reserved.

Enabling the SoC Verification Team with MDV Next generation MDV Architecture



- File based data mgmt does not scale
- Data does not inherently stay synchronous
- Single User Environment Difficult to Share
- Static data reporting is manual / intensive
- Batch coverage merge not suited to 24/7 runs

- DB gives orders of magnitude greater scaling
- Data synchronicity throughout life of a project
- Multi User Environment Easy to Share
- Dynamic fresh data, built-in real time reports
- · Continuous operations mode / "always on"
Database Driven Architecture



Session	Name	Total Runs	#Passed	#Failed	#Running	#Waiting	#Other	Start Time	▼ Owner
Status (no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)
completed	UART_Block.14_02_07_13	12	6	6	0	0	0	2/7/14 1:48 PM	johnn
completed	SMC_Block_Formal	12	11	1	0	0	0	2/3/14 11:54 AM	pcarzola
completed	APB_Subsytem.14_02_03	8	8	0	0	0	0	2/3/14 11:29 AM	johnn
completed	UART_compact_2014-02-01	5 7 107	3	2	0	0	0	1/31/14 11:46 AM	nsegal
completed	UART_compact_2014-02-02	5 🗡 📈	3	2	0	0	0	1/31/14 11:44 AM	nsegal
completed	UART_Block.14_01_31_10	12 / ///	7	5	0	0	0	1/31/14 10:57 AM	johnn
completed	UART_Block.14_01_31_10	12 🖊 🖊	5	7	0	0	0	1/31/14 10:47 AM	johnn
ompleted	📃 DMS_sanity_1	1	1	0	0	0	0	1/29/14 1:30 PM	magraham
completed	📃 DMS_smoke_2 0 14_1_29	2	2	0	0	0	0	1/29/14 1:30 PM	magraham
completed	🛛 📃 Formal_Interconnect_Verifi	1	0	1	0	0	0	1/27/14 11:54 AM	pcarzola
completed	📃 LowPower	1	1	0	0	0	0	1/24/14 2:18 PM	johnn
completed	📃 Unreachability	3 🗾 🚽	3	0	0	0		1/24/14 2:04 PM	nsegal
								Direct acce regression for deep analysis	data er

Requirement - Unified Analysis Environment

- Analysis, exclusion and reporting
- Top level verification plan down to low level bin/line/toggle level analysis
 - Historically split between multiple tools (spreadsheet, scripts, single run coverage analysis tools)
- Single environment for ALL metric analysis
 - The right data at the right time
 - Low latency access (seconds, single click)



cādence[®]

Requirement - Unified Analysis Environment Includes Failure Triage

- Failure analysis complements metric roll up in MDV Cockpit
- Integration and automation with debug is a natural fit
- Push button automated rerun with dumping of debug data
- Tight integration with advanced debug platforms
 e.g. Cadence Incisive Debug Analyzer

Unified Analysis Environment Failure Triage Included



React Real-time to Trends

- Utilize "One Touch" real time access to up-to-date results
- Track critical verification indicators over time for visibility and predictability
- Project Definition
 - Set of data
 - Metrics to track
 - Criteria for sample
- Project Tracking and Analysis
 - Graphical and textual presentation of the metrics results over time
 - Persistent storage of trend data in the DB enables team access



Valid space

cādence°

674

Practical guidelines

- Consider the intangibles upfront
 - Human factors and verification methodology
- Plan



- Leverage plans built at all levels of integration, with metrics from all available engines
- Expedite plan composure with access to metric definition information
- Instantiate IP level plans for SoC plan creation efficiency
- Collect
 - Take credit for work already done → aggregate results across users, engines, time
 - Metrics must be easily accessible (view, report, query) → utilize common database architecture
- Analyze
 - Snapshot results at regular intervals
 - Find trends, filter blips (charts, reports)
- React
 - − Objective Data → Exploit connection of metrics to plan, spec
 - Instant appreciation of project wide effect of decisions based on real time data



Section 1: MDV Methodology IP to SoC Verification

Section 2: MDV Approaches Beyond RTL IP Level

Section 3: Team Based Verification Management

Section 4: MDV In Action



43 © 2014 Cadence Design Systems, Inc. All rights reserved.

Apply coverage at several stages of development cycle



cādence°

Svstem/SoC

· Expand coverage analysis with live

Coverage Use Cases

Use Cases	User Explorations (examples)	Applicable Coverage		
		Code	Functional	
SoC Integration Verification	What is the activity between sub-blocks?What is the top level activity—perhaps 1 or 2 levels?	\checkmark		
Localized and Full-design focus	 How can I run detailed coverage analysis into specific area of interest? How do I achieve 100% coverage? 	\checkmark		
Verify Modes of Operation	 Are two processing units simultaneously active? Were interfaces active simultaneously? Was interrupt issued when CPU transfers data to GPU? How do I correlate coverage to design features that I'm testing and measure progress against my overall verification plan? 		\checkmark	
Design Optimization	How is this buffer being used? Undersized? Oversized?What is the latency on this operation? Average? Max?	\checkmark	\checkmark	
Improving Hardware Coverage of Software Tests	 How much of hardware is being exercised by software tests? Should I improve my software tests to achieve higher coverage? 	\checkmark	\checkmark	



Code coverage problem statement



- Traditional code coverage use model is difficult
 - Add an option and get overwhelmed with data
 - System verification engineers aren't going to understand coverage data at low levels of the design
 - Even if they did, very difficult to influence low level logic from system level tests
- Solution?
 - Focus on actionable data



Integration verification



- Cover connectivity between top-level modules ٠
 - That's what's new and untested
 - Lower level blocks have been verified at the block level
 - Understandable and actionable by system verification engineers
 - Typically would use toggle coverage on ports of top-level blocks
 - Block coverage not as interesting at higher levels \rightarrow limited RTL
 - Might have small pieces of new system-level controller logic

Localized focus—go deep



- Focus on a particular region of the design
 - Manage "amount of coverage data"
 - New or lesser tested area
 - Specific concerns with coverage in an area
 - Access to designers
 - Can merge multiple regional coverage databases into a complete view

cādence®

System-level functional coverage example



Block-level verification focus



Sub-system, system-level verification focus



Verify modes of operation





Design optimization



- Investigate performance in realworld scenarios
 - What is the average utilization of the FIFO?
 - If low, can we reduce the FIFO size?
 - If high, can we expand the FIFO or can we optimize the application software?
- You may have seen cases where designers put in special counters and instrumentation
 - Covergroups and cover properties are a very easy way to instrument, plus there are standard tools for merging, reporting and analyzing results





Improving hardware coverage of software tests



			era	ge En	able		
🖹 Load	Context Source info Map	& All_Metrics • Views	Block Expressio To	Group	Type Entity in Enclosing Hierarchy Entity in	Commen	Layout + ¥
	Context	Views		Analyze	Lookup	Refinement	Page
<	Verification Hierard	chy	◇ ~ □	Details of: 😨 Verification I	4etrics		
×Σ	Ex UN Name		Overall Grade Covered 45.98% 38400 /	Metrics Attributes Sou		_	¢ -
	€ 📅 Type ⊡ 🛐 Insta	inces 📃	35.75% 6025 / 2 56.22% 32375 /	Ex UNE Name	Overall Over Average Grade Cove	red Local Grade	Overall Local Covered
	🕀 🚺 UV		55.83% 79 / 274	🖃 🌖 Overall	45.98% 3840		0 / 0 (n/a)
		/m_accel_pkg n/a	0 / 0 (n/a)	E 🥑 Code	47.55% 3808		0 / 0 (n/a) 0 / 0 (n/a)
		/m_config n/a	0 / 0 (n/a)	Block Spression		(n/a) n/a	0 / 0 (n/a)
		nb_pkg n/a sspkg n/a	0 / 0 (n/a) 0 / 0 (n/a)	Copression	32.72% 2232		0 / 0 (n/a)
			51.71% 82 / 259	- 🥥 FSM		(n/a) n/a	0 / 0 (n/a)
	⊡ <u>∎</u> de		61.11% 32214 /	- 🥥 Functional	55.1% 315		0 / 0 (n/a)
		hw top	61.11% 32214 /	Assertion	45.96% 53 /		0 / 0 (n/a)
		T clkgen0	75% 5/6(83	CoverGroup	61.42% 262		0 / 0 (n/a)
		i chip	38.04% 31923 /				
		1 driver	80.11% 102 / 14				
	-	T collecto	84.87% 96 / 132				
	-	i hiss_tx	59.68% 9/34 (2				
	-	👔 hiss_rx 🔲	26.09% 6 / 23 (2				
		👔 hiss_tx 💶					
		👔 hiss_tx 🔲					
		👔 hiss_rx 🔲 🔤					
	-	👔 hiss_tx 💶					
		1 hiss_tx					
		1 hiss_rx					
		1 hiss_tx					
		Thiss_tx					
		n hiss_rx					
		👔 hiss_tx 💻	05./176 0 / / (85				
	Showing 27 items			Showing 9 items			

- Software-validation process often independent of hardware-verification process
- How well is the software exercising the hardware?
- Get a sense of "coverage" of the software through enabling hardware coverage during the running of software tests





Improving hardware coverage of software tests





- Software-validation process often independent of hardware-verification process
- How well is the software exercising the hardware?
- Get a sense of "coverage" of the software through enabling hardware coverage during the running of software tests



DEMONSTRATION



55 © 2014 Cadence Design Systems, Inc. All rights reserved.



MDV Tutorial Summary

cādence°

56 © 2014 Cadence Design Systems, Inc. All rights reserved.

SoC MDV – Multi User, Multi Engine, Multi Metric

Environment pulling together contributions from all users, engines, and metrics

Session Status	Name	Total Runs	#Passed	#Failed	Start Time ²	Owner
(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)
completed	Chip_ENET.14_02_26_11_35_38	3 🗾	3	0	2/28/14	melancon
completed	📃 ams_smoke	2	2	0	1/29/14	magraham
completed	📄 hw_sw_nightly	17 🗾	17	0	6/9/10 1	magraham
completed	IO_SS_Connectivity	1	0	1	3/6/14 2:	joseb
completed	SMC_Block_formal.14_02_27_13	11 🗾	10	1	2/27/14	joseb
completed	SMC_Block_sim.14_02_27_13_37	1	1	0	2/27/14	joseb
completed	UART_Block_UNR	1	1	0	2/26/14	joseb
completed	IO_Subsystem.14_02_28_16_07	12	12	0	2/28/14	johnn
completed	UART_Block.14_02_26_11_57_41	12 🗾	5	7	2/26/14	johnn
completed	LowPower_Verification	1	1	0	1/24/14	johnn

SoC MDV – Multi Engine, Multi Metric Plan

Executable verification plan that can link to all necessary engines and metrics

vPlan Hierarchy			
Name	Overall Average Grade	Assertion Status Grade	Assertion Failed
🖃 🔽 Switch Verification Plan	56.47% *	62.73%	1
- E I SoC	58.39% *	n/a	0
🕂 🛅 1.1 HW_slash_SW Integration [VIRTUAL	. 💳 58.39% *	n/a	0
1.2 Use Case [SW DRIVEN]	n/a	n/a	0
🖃 🛅 2 Subsystem	51.71%	60 %	0
🕀 🛅 2.1 ENet [SIM-ACCEL]	69.62%	n/a	0
- E 2.2 IO Subsystem	33.8%	60 %	0
🕂 📄 2.2.1 Interconnect Verification [SIM	l 💶 46.46%	n/a	0
🕀 🛅 2.2.2 IP Connectivity [FORMAL]	0%	n/a	0
	54.95%	60 %	0
⊟- <u>F</u> 3 IP	59.32%	63.75%	1
🗄 🛅 3.1 UART [SIMULATION]	73.98%	88.89%	0
🕀 🛅 3.2 SMC [FORMAL]	80.38%	43.18%	1
🕂 📄 3.3 PLL [MIXED SIGNAL SIM]	53.27%	n/a	0
🕂 📄 3.4 GPIO [SIMULATION]	58.25%	n/a	0
🕂 🛅 3.5 SPI [SIMULATION]	30 .73%	n/a	0

SoC MDV – Multi Engine, Multi Metric Tracking

Tracking progress of contributions from all users, engines, and metrics



© 2014 Cadence Design Systems, Inc. All rights reserved.

The How To's of Metric Driven Verification to Maximize Productivity

- MDV has been proved to improve predictability and productivity at IP to Sub-System Levels
- Today you have learned how MDV can be expanded using vManager to operate across specialized verification engines
- Additionally you have learned how MDV can be used thru to SOC level verification.
- MDV at SOC is new and emerging, and Cadence is committed to codify and optimize this for the industry, just like we did with UVM from eRM at IP levels
- Thank you for your participation today. You can learn more about the vManager Solution and MDV on the Cadence website – <u>www.cadence.com</u>

cādence®

Questions ?



